1269 User Manual
Using The Enhanced Monitoring System 4-38
Bit 2 -
Not used. Always returns 0.
Bit 3 -
Set when the SCPI “Questionable
Condition Register” ANDed with the SCPI
“Questionable Condition Enable Register”
is non-zero.
Bit 4 -
Message Available (MAV). Set when
there is a reply in the output buffer to be
read.
Bit 5 -
Extended Status Byte (ESB). Set when
the IEEE-488.2 Standard Event Register
ANDed with the IEEE-488.2 Standard
Event Status Register is non-zero.
Bit 6 -
Master Summary Status (MSS). Set
when the value of the Status Byte ANDed
with the value of the Service Request
Enable Register is non-zero. When this
bit transitions from a 0 to a 1, a Request
True interrupt is generated. When this bit
transitions from a 1 to a 0, a Request
False interrupt is generated.
Bit 7 -
Not used. Always returns 0.
*OPC Command
The *OPC command will cause the Operation Complete bit
of the Standard Event Status Register (SESR) to be set
when the command is executed. This is bit 0 of the SESR.
The value of the SESR may be read using the *ESR?
query.
The *OPC command has no parameters. The only valid
syntax for this command is:
*OPC
*OPC? Query
The *OPC? query causes the EMS to reply with the value
of “1" when the query is executed. This query may be used
to ensure that all previous commands have been executed
so the application program may be sure that tolerances and
other attributes have been programmed before continuing.
*RCL Command
The *RCL command will recall the instrument state from
nonvolatile memory. The *RCL command may specify a
Artisan Technology Group - Quality Instrumentation ... Guaranteed | (888) 88-SOURCE | www.artisantg.com
