Ch.3 XpressGX5LP-SE Features
XpressGX5LP-SE Reference Manual
26
ddr3_Bank0_ba1
AV19
ddr3_Bank1_ba1
G21
ddr3_Bank0_ba2
AU16
ddr3_Bank1_ba2
B20
ddr3_Bank0_cas#
AR17
ddr3_Bank1_cas#
D22
ddr3_Bank0_cke0
AW19
ddr3_Bank1_cke0
H20
ddr3_Bank0_cke1
AN8
ddr3_Bank1_cke1
H22
ddr3_Bank0_CKn
AN18
ddr3_Bank1_CKn
N21
ddr3_Bank0_CKp
AN19
ddr3_Bank1_CKp
N20
ddr3_Bank0_cs0#
AN17
ddr3_Bank1_cs0#
K24
ddr3_Bank0_cs1#
AJ6
ddr3_Bank1_cs1#
H23
ddr3_Bank0_d00
AJ15
ddr3_Bank1_d00
C24
ddr3_Bank0_d01
AG14
ddr3_Bank1_d01
C25
ddr3_Bank0_d02
AB16
ddr3_Bank1_d02
G24
ddr3_Bank0_d03
AB15
ddr3_Bank1_d03
D25
ddr3_Bank0_d04
AH15
ddr3_Bank1_d04
D24
ddr3_Bank0_d05
AG15
ddr3_Bank1_d05
F24
ddr3_Bank0_d06
AD16
ddr3_Bank1_d06
H25
ddr3_Bank0_d07
AC15
ddr3_Bank1_d07
G25
ddr3_Bank0_d08
AH19
ddr3_Bank1_d08
J25
ddr3_Bank0_d09
AJ18
ddr3_Bank1_d09
P26
ddr3_Bank0_d10
AE18
ddr3_Bank1_d10
K25
ddr3_Bank0_d11
AK18
ddr3_Bank1_d11
P25
ddr3_Bank0_d12
AG19
ddr3_Bank1_d12
M26
ddr3_Bank0_d13
AJ19
ddr3_Bank1_d13
N25
ddr3_Bank0_d14
AE19
ddr3_Bank1_d14
L26
ddr3_Bank0_d15
AH18
ddr3_Bank1_d15
N26
ddr3_Bank0_d16
AE9
ddr3_Bank1_d16
H26
ddr3_Bank0_d17
AC10
ddr3_Bank1_d17
C26
ddr3_Bank0_d18
AC9
ddr3_Bank1_d18
J26
ddr3_Bank0_d19
AB10
ddr3_Bank1_d19
C27
ddr3_Bank0_d20
AD9
ddr3_Bank1_d20
F26
ddr3_Bank0_d21
AJ10
ddr3_Bank1_d21
D27
ddr3_Bank0_d22
AB9
ddr3_Bank1_d22
G26
ddr3_Bank0_d23
AH10
ddr3_Bank1_d23
E27
Bank 0
Bank 1
FPGA Pin
Signal
FPGA Pin
Signal
Table 9: DDR3L SDRAM pin assignments