Pioneer VSX-AX5Ai-S, Руководство по обслуживанию

Страница: 168 / 181

VSX-AX5Ai-S
168
1 2 3 4
1 2 3 4
C
D
F
A
B
E
Pin Function
No. Name Function
1 X'tal-1
Connect crystal.
Serial capacitance can vary oscillator frequency f0 ; parallel capacitance can vary oscillator adjustment range.
2 X'tal-2
3 X'tal-3
4 APC filter Connect APC filter for CHROMA demodulation. The voltage of this pin determines the VCXO oscillator frequency.
5 C GND CHROMA processor GND pin
6 CHROMA input CHROMA input pin. Input CHROMA signal after Y / C separation.
7 V-SEP Connect vertical sync separation filter.
8 Sync input Sync separator circuit input pin. Input via the clamp capacitor.
9 Sync output
Outputs sync signal separated using the sync separator circuit.Open collector output. Connect a pull-up resistor.
10 AFC filter Connect a horizontal AFC filter. The voltage of this pin determines the horizontal output frequency.
11 SYNC GND Sync processor GND pin
12 32 fH VCO Connect a ceramic oscillator for horizontal oscillation.
13 VP output Vertical pulse output pin
14 HD output Outputs HD pulse processed by the AFC. HD output phase or pulse width can be changed by bus setting.
15 SCP output
Outputs sand castle pulse (SCP). The output signals are clamp pulse, horizontal blanking pulse, and vertical
blanking pulse. The minimum load resistance is 3 k
Ω
.
16 Dig GND Logic block GND pin
17 CP / HP input Input pin for CP / HP pulse used to operate the SW circuit. CP is used as clamp pulse ; HP as blanking pulse.
18 SYNC V
CC
V
CC
pins for sync processor block and SW block. Connect 9 V (Typ.).
19 SW V
CC
20 Y / G output
Output Y / B-Y / R-Y or R / G / B. YUV / RGB output is switched by bus setting. 21 B-Y / B output
22 R-Y / R output
23 ADRS SW Pin used to switch slave addresses. GND – 24H, VCC – 2CH
24 SW GND Switch block GND pin
25 Y2 input
Y2 / B-Y2 / R-Y2 (YUV2 input) or R2/ G2 / B2 input pin. Input via capacitor used for clamp operation. 26 B-Y2 input
27 R-Y2 input (YUV2)
28 I
2
C GND I
2
C block GND pin
29 Y1 input
Y1 / B-Y1 / R-Y1 (YUV1 input) or R1/ G1 / B1 input pin.
Input via capacitor used for clamp operation.
30 B-Y1 input
31 R-Y1 input (YUV1)
32 Ys
High-speed switch for switching input pins 25, 26, and 27 (YUV2) and input pins 29, 30, and 31 (YUV1). The threshold is 0.7 V.
33 SCL I
2
C Bus SCL pin
34 SDA I
2
C Bus SDA pin
35 DAC TEST DAC monitor pin for IC shipping inspection.
36 GND GND pin
37 Y output Outputs Y signal which passed fsc trap (trap is set on or off by Bus) and Y delay line circuit.
38 DAC2
1 bit DAC output pins
39 DAC1
40 Y input Composite video signal or Y signal input pin. Input via the clamp capacitor.
41 DAC V
CC
V
CC
pins for DAC block and CHROMA processing block. Connect 5V (Typ.).
42 C V
CC
43 UV / CbCr SW UV / CbCr demodulation switch. OPEN – UV GND – CbCr CbCr demodulation is effective for NTSC only.
44 fsc output Outputs crystal oscillator fsc. The pin voltage goes high only when 3.58NTSC is received.
45 1HDL CONT Outputs PAL / SECAM / NTSC identification result. Adjust to DC and connect output to 1H DL IC.
46 SECAM CONT
I / O pin used to control SECAM demodulator IC. If 250 É A or more flows from this pin, SECAM is determined.
47 B-Y / Cb output Outputs B-Y (U) signal or Cb signal. Incorporates LPF to reject carrier.
48 R-Y / Cr output
Outputs R-Y (V) signal or Cr signal. Incorporates LPF to reject carrier. Pulling up the pin with 10 k
Ω
monitors
CHROMA signal after ACC and TOF circuits (before demo input).