Panasonic SL-VVMES2, Инструкция по эксплуатации, Страница: 14 / 22

13
bit 1: “Input change interruption” sets whether an interruption occurs or not when the input signal
changes. In case bit 1 is “1,” an interruption occurs, and in case it is “0,” an interruption does
not occur. If the input change interruption is effective, an interruption occurs when the input
signal of
S-LINK V input address set as “1” at “ 13) HL00 + 00C0 to HL00 + 00FF, HL00 +
01C0 to HL00 + 01FF: input interrupting allowing address” changes.
bit 2: “Occurrence condition for input change interruption” sets whether the interruption occurs
ƒ€~ˆ„ƒZˆ~„ €ƒ€„
ON
OFF
1
0
Occurrence
Input signal of
input unit
Interruption
bit 2
Occurrence
In order to clear the interruption,
6) Command execution request register
7) Command completion response register
are used.
Note: Occurrence condition for input change interruption is applied to all input interruptions.
(However, it cannot be selected in units of one channel.)
bit 3: “Error interruption” sets whether an interruption occurs or not when an error occurs.
When bit 3 is “1” an interruption occurs, and when bit 3 is “0” the interruption does not occur.
In case the error interruption is set to effective, the interruption occurs with OR operation
applied to all error occurrences.
For contents of error, check by “ 5) HL00 + 004A to B, HL00 + 014A to B: Error No. / Error state .”
Occurrence
Interruption
Error
In order to clear the interruption,
6) Command execution request register
7) Command completion response register
are used.
Error occurrence
Note: In case bit 2 (Input change interruption) and bit 3 (Error interruption) are both “1,” bit 3 (Error
interruption) has priority. Input change interruption does not occur.
ON
OFF
1
0
1
0
1
0
Hold
Read out Read out Read out
This cannot be read out because the timing of
the input signal and reading out do not match.
The timing of input
read out on user’s
computer
Input signal to
the input unit
Process of internal
circuit
Input read out data
on user’s
computer
bit 0