Neousys Technology Nuvo-7000 Series, Руководство пользователя

Страница: 62 / 166

62
MezIO
TM
Interface Pin Definition
MezIO
TM
interface leverages FCI BergStak® board-to-board connector to provide
interconnectivity of high-speed signals. The receptacle part on the PCBA is FCI
61082-063402LF while the plug part on the MezIO
TM
module is FCI 61083-064402LF.
Please refer to the following table for signal definition of its 60-pin connector.
Function
Description
Signal Pin# Pin# Signal
Function
Description
Reserved Reserved 1 2 PCIE_TXP_0 PCIe data pair
Reserved Reserved 3 4 PCIE_TXN_0 PCIe data pair
Reserved Reserved 5 6 GND Ground
Reserved Reserved 7 8 PCIE_RXP_0 PCIe data pair
System S4 signal SLP_S4# 9 10 PCIE_RXN_0 PCIe data pair
Ground GND 11 12 CLK100_P_0 PCIe clock pair
Reserved Reserved 13 14 CLK100_N_0 PCIe clock pair
Ground GND 15 16 GND Ground
Reserved UID_LED 17 18 PCIE_TXP_1 PCIe data pair
Platform reset PLT_RST# 19 20 PCIE_TXN_1 PCIe data pair
USB data pair USBP5_N 21 22 PCIE_RXP_1 PCIe data pair
USB data pair USBP5_P 23 24 PCIE_RXN_1 PCIe data pair
Ground GND 25 26 GND Ground
SMB bus SMB_DATA 27 28 CLK100_P_1 PCIe clock pair
SMB bus SMB_CLK 29 30 CLK100_N_1 PCIe clock pair
PCIe data pair PCIE_TXP_3 31 32 GND Ground
PCIe data pair PCIE_TXN_3 33 34 PCIE_TXP_2 PCIe data pair
Ground GND 35 36 PCIE_TXN_2 PCIe data pair
PCIe data pair PCIE_RXP_3 37 38 GND Ground
PCIe data pair PCIE_RXN_3 39 40 PCIE_RXP_2 PCIe data pair
Power button PWRBTN# 41 42 PCIE_RXN_2 PCIe data pair
Reserved Reserved 43 44 RXD4 SIO COM4
PCH GPIO GPIO_RISER3 45 46 TXD4 SIO COM4
PCH GPIO GPIO_RISER2 47 48 RXD5 SIO COM5
PCH GPIO GPIO_RISER1 49 50 TXD5 SIO COM5
Ground GND 51 52 GND Ground
3.3V power P3V3 53 54 P1V8 1.8V power
3.3V power P3V3 55 56 GND Ground
5V power P5V 57 58 P12V 12V power
5V power P5V 59 60 P12V 12V power