541
CHAPTER 23 EXTERNAL DEVICE EXPANSION FUNCTION
Figure 23-10. External Memory Read Timing in Separate Bus Mode
(a) No wait (PW1, PW0 = 0, 0) setting
(b) Wait (PW1, PW0 = 0, 1) setting
(c) External wait (PW1, PW0 = 1, 1) setting
Note
In the separate bus mode, use of the address strobe signal is not required though it is output from
the ASTB/P67 pin.
ASTB
Note
RD
AD0 to AD7
A0 to A7
A8 to A15
Lower Address
Read Data
Higher Address
Lower Address
ASTB
Note
RD
AD0 to AD7
A0 to A7
A8 to A15
Lower Address
Read Data
Higher Address
Lower Address
Internal Wait Signal
(1-clock wait)
ASTB
Note
RD
Lower Address
Read Data
Higher Address
Lower Address
AD0 to AD7
A0 to A7
A8 to A15
WAIT
Содержание PD78076
Страница 2: ...2 MEMO ...
Страница 12: ...12 MEMO ...
Страница 48: ...48 MEMO ...
Страница 64: ...64 MEMO ...
Страница 82: ...82 MEMO ...
Страница 100: ...100 MEMO ...
Страница 130: ...130 MEMO ...
Страница 180: ...180 MEMO ...
Страница 222: ...222 MEMO ...
Страница 248: ...248 MEMO ...
Страница 288: ...288 MEMO ...
Страница 308: ...308 MEMO ...
Страница 364: ...364 MEMO ...
Страница 494: ...494 MEMO ...
Страница 526: ...526 MEMO ...
Страница 544: ...544 MEMO ...
Страница 558: ...558 MEMO ...
Страница 580: ...580 MEMO ...
Страница 596: ...596 MEMO ...
Страница 598: ...598 MEMO ...
Страница 626: ...626 MEMO ...