18
µ
PD78C14(A)
Instruc-
tion group
Instruction code
Mnemonic
Operand
State
Operation
Skip
condition
B1
B2
B3
B4
r1, A
0 0 0 1 1 T
2
T
1
T
0
4
r1
←
A
A, r1
0 0 0 0 1 T
2
T
1
T
0
4
A
←
r1
*
*
1 1 S
5
S
4
S
3
S
2
S
1
S
0
sr, A
0 1 0 0 1 1 0 1
10
sr
←
A
MOV
A, sr1
r, word
word, r
1 1 S
5
S
4
S
3
S
2
S
1
S
0
0 1 0 0 1 1 0 0
0 1 1 0 1 R
2
R
1
R
0
0 1 1 1 0 0 0 0
0 1 1 1 1 R
2
R
1
R
0
0 1 1 1 0 0 0 0
Data
Low Adrs
Low Adrs
High Adrs
High Adrs
10
A
←
sr1
17
r
←
(word)
17
(word)
←
r
8-bit data transfer
16-bit data
transfer
MVI
MVIW
MVIX
STAW
LDAW
STAX
LDAX
EXX
EXA
EXH
BLOCK
DMOV
*
*
*
*
*
*
*
r, byte
0 1 1 0 1 R
2
R
1
R
0
sr2, byte
0 1 1 0 0 1 0 0
wa, byte
0 1 1 1 0 0 0 1
rpa1, byte
0 1 0 0 1 0 A
1
A
0
0 1 1 0 0 0 1 1
wa
0 0 0 0 0 0 0 1
wa
A
3
0 1 1 1 A
2
A
1
A
0
rpa2
A
3
0 1 0 1 A
2
A
1
A
0
rpa2
0 0 0 1 0 0 0 1
0 0 0 1 0 0 0 0
0 1 0 1 0 0 0 0
0 0 1 1 0 0 0 1
1 0 1 1 0 1 P
1
P
0
1 0 1 0 0 1 P
1
P
0
S
3
0 0 0 0 S
2
S
1
S
0
Offset
Data
Offset
Offset
Data
Data
Note 1
Note 1
Data
Data
7
14
13
10
10
10
7/13
7/13
4
4
4
13
(C+1)
4
4
Note 3
Note 3
r
←
byte
sr2
←
byte
(V. wa)
←
byte
(rpa1)
←
byte
(V. wa)
←
A
A
←
(V. wa)
(rpa2)
←
A
A
←
(rpa2)
B
↔
B', C
↔
C', D
↔
D'
E
↔
E', H
↔
H', L
↔
L'
V, A
↔
V', A', EA
↔
EA'
H, L
↔
H', L'
(DE)+
←
(HL)+, C
←
C–1
End if borrow
rp3
L
←
EAL, rp3
H
←
EAH
EAL
←
rp3
L
, EAH
←
rp3
H
{
rp3, EA
EA, rp3
*