16
µ
PD78C14(A)
r
R
2
R
1
R
0
reg
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
V
A
B
C
D
E
H
L
r1
T
2
T
1
T
0
reg
0
0
0
0
1
1
1
1
0
0
1
1
0
0
1
1
0
1
0
1
0
1
0
1
EAH
EAL
B
C
D
E
H
L
rpa
A
3
A
2
A
1
addressing
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
1
1
1
1
0
1
1
1
1
0
0
1
1
0
0
1
1
1
0
0
1
1
(BC)
(DE)
(HL)
(DE)
+
(HL)
+
(DE)
–
(HL)
–
(DE+byte)
(HL+A)
(HL+B)
(HL+EA)
(HL+byte)
A
0
0
1
0
1
0
1
0
1
1
0
1
0
1
rpa
rpa1
rpa2
r2
sr
S
5
S
4
S
3
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
1
1
1
1
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
1
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
S
2
0
0
0
0
1
1
1
0
0
0
0
1
1
0
0
0
0
1
1
0
0
0
0
0
0
0
0
0
Special-reg
PA
PB
PC
PD
PF
MKH
MKL
ANM
SMH
SML
EOM
ETMM
TMM
MM
MCC
MA
MB
MC
MF
TXB
RXB
TM0
TM1
CR0
CR1
CR2
CR3
ZCM
S
1
0
0
1
1
0
1
1
0
0
1
1
0
0
0
0
1
1
0
1
0
0
1
1
0
0
1
1
0
S
0
0
1
0
1
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
1
0
sr1
sr2
r
rpa3
C
3
C
2
C
1
0
0
0
0
1
1
1
1
1
0
0
1
1
0
1
1
1
1
1
1
0
0
1
0
0
1
1
C
0
0
1
0
1
1
0
1
0
1
addressing
(DE)
(HL)
(DE)
++
(HL)
++
(DE+byte)
(HL+A)
(HL+B)
(HL+EA)
(HL+byte)
irf
I
3
I
2
I
1
0
0
0
0
0
0
0
0
1
1
1
1
1
0
0
0
0
0
0
0
0
0
1
1
1
1
0
0
0
0
1
0
0
0
0
1
0
0
1
1
0
0
1
1
0
0
1
1
0
0
0
1
1
0
I
0
0
1
0
1
0
1
0
1
0
1
0
1
0
0
1
0
1
0
INTF
NMI
FT0
FT1
F1
F2
FE0
FE1
FEIN
FAD
FSR
FST
ER
OV
AN4
AN5
AN6
AN7
SB
I
4
0
0
0
0
0
0
0
0
0
0
0
0
0
1
1
1
1
1
sr3
U
0
0
1
Special-reg
ETM0
ETM1
sr4
V
0
0
1
Special-reg
ECNT
ECPT
P
2
P
1
P
0
reg-pair
0
0
0
0
1
0
0
1
1
0
0
1
0
1
0
SP
BC
DE
HL
EA
rp
Q
2
Q
1
Q
0
reg-pair
0
0
0
0
1
0
0
1
1
0
0
1
0
1
0
VA
BC
DE
HL
EA
rp1
F
2
F
1
F
0
flag
0
0
0
1
0
1
1
0
0
0
1
0
—
CY
HC
Z
f
rp
rp2
rp3
sr
3.2 Instruction Code Description
*