µ
PD78C14(A)
19
Instruc-
tion group
Instruction code
Mnemonic
Operand
State
Operation
Skip
condition
B1
B2
B3
B4
sr3, EA
0 1 0 0 1 0 0 0
14
sr3
←
EA
EA, sr4
1 1 0 0 0 0 0 V
0
14
EA
←
sr4
0 0 0 1 1 1 1 0
word
0 1 1 1 0 0 0 0
20
(word)
←
C, (word+1)
←
B
SBCD
word
word
word
0 0 1 0 1 1 1 0
0 0 1 1 1 1 1 0
0 0 0 0 1 1 1 0
Low Adrs
High Adrs
20
(word)
←
E, (word+1)
←
D
20
(word)
←
L, (word+1)
←
H
20
(word)
←
SP
L
, (word+1)
←
SP
H
16-bit data transfer
8-bit arithmetic
operation (register)
STEAX
LDED
LHLD
LSPD
LDEAX
PUSH
POP
LXI
TABLE
ADD
ADC
*
rpa3
0 1 0 0 1 0 0 0
word
0 1 1 1 0 0 0 0
word
word
word
0 1 0 0 1 0 0 0
rpa3
1 0 1 1 0 Q
2
Q
1
Q
0
rp1
1 0 1 0 0 Q
2
Q
1
Q
0
rp1
0 P
2
P
1
P
0
0 1 0 0
0 1 0 0 1 0 0 0
0 1 1 0 0 0 0 0
0 1 0 0
1 1 0 1
0 1 0 1
0 0 0 1 1 1 1 1
Low Byte
Data
14/20
20
20
20
20
14/20
13
10
10
17
8
8
8
8
Note 3
(rpa3)
←
EAL, (rpa3+1)
←
EAH
C
←
(word), B
←
(word+1)
E
←
(word), D
←
(word+1)
L
←
(word), H
←
(word+1)
SP
L
←
(word), SP
H
←
(word+1)
EAL
←
(rpa3), EAH
←
(rpa3+1)
(SP–1)
←
rp1
H
, (SP–2)
←
rp1
L
SP
←
SP–2
rp1
L
←
(SP), rp1
H
←
(SP+1)
SP
←
SP+2
rp2
←
word
C
←
(PC+3+A)
B
←
(PC+3+A+1)
A
←
A+r
r
←
r+A
A
←
A+r+CY
r
←
r+A+CY
DMOV
SDED
SHLD
SSPD
LBCD
rp2, word
A, r
r, A
A, r
r, A
1 1 0 1 0 0 1 U
0
1 1 0 0 0 R
2
R
1
R
0
1 0 1 0 1 0 0 0
1 0 0 0 C
3
C
2
C
1
C
0
0 0 1 0 1 1 1 1
0 0 1 1 1 1 1 1
0 0 0 0 1 1 1 1
1 0 0 1 C
3
C
2
C
1
C
0
Note 2
Low Adrs
Data
Note 2
High Adrs
High Byte
Note 3
*