![background image](http://html1.mh-extra.com/html/national-instruments/pxie-6674t/pxie-6674t_user-manual_3414160028.webp)
Some delay is always associated with an asynchronous route, and this delay varies among
PXIe-6674T modules, depending on variations in temperature and chassis voltage. Typical
delay times in the PXIe-6674T for asynchronous routes between various sources and
destinations are given in the device's Specifications.
Asynchronous routing works well if the total system delays are not too long for the
application. Propagation delay could be caused by the following reasons:
•
Output delay on the source.
•
Propagation delay of the signal across the backplane(s) and cable(s).
•
Propagation delay of the signal through the PXIe-6674T.
•
Time for the receiver to recognize the signal.
Both the source and the destination of an asynchronous routing operation on the PXIe-6674T
can be any of the following lines:
•
Any front panel PFI pin (PFI<0..5>) as single ended.
•
Any front panel PFI pin as LVDS (PFI_LVDS<0..2>)
•
Any PXI star trigger line (PXI_STAR<0..16>)
•
Any PXI trigger line (PXI_TRIG<0..7>)
•
Any PXIe_DSTARB<0..16>
Synchronous Routing
A synchronous routing operation is defined in terms of three signals: a
source
, a
destination
,
and a
synchronization clock
. Unlike asynchronous routing, the output of a synchronous routing
operation does not directly follow the input after a propagation delay. Instead, the logic state of
the input is sampled on each active edge of the synchronization clock, and the output is set to
that logic state after a small delay, as shown in the following figure. Thus, the output is said to
be
synchronous
with this clock.
on page 29 shows a timing diagram that illustrates synchronous routing.
28
|
ni.com
|
PXIe-6674T User Manual