Chapter
2 Register
Map and Descriptions
©
National Instruments Corporation
2-7
Static DIO Register-Level Programmer Manual
Falling Edge Sensitivity Configuration Registers
FallEdgeEnable(
N
)
This register enables monitoring of input lines of port
N
for falling edges, where
N
is the port
number in hexidecimal.
Note
Ports can range from 0 to 11 (0x0 to 0xB), depending on your device. For each port,
you must add an additional offset equal to 0x10 time the port number in hex.
Address Offset:
0x43 + 0x(
N
)0
Type:
Read-write
Size:
8-bit
Bit Map:
Bit
Name
Description
7–0
FEE(<7..0>)
Write a 1 to a bit to enable monitoring for the
corresponding line.
7
6
5
4
3
2
1
0
FEE(7)
FEE(6)
FEE(5)
FEE(4)
FEE(3)
FEE(2)
FEE(1)
FEE(0)
Содержание PCI-6528
Страница 1: ...PCI 6528...