Chapter 2 Register Map and Descriptions
Static DIO Register-Level Programmer Manual
2-26
ni.com
RTSI Trigger for Watchdog Timer
Enables RTSI line to act as a hardware trigger for the watchdog timer.
Address Offset:
0x12
Type:
Read-write
Size:
16-bit
Bit Map:
Bit
Name
Description
15–9
Reserved
Write only zeros to these bits.
8–0
RTSI Trig(<8..0>)
RTSI enable does not have to be 1 for the port
to allow the watchdog timer to expire. Write a
1 to this register to allow the watchdog timer to
expire on a rising/falling RTSI line.
RTSI Trig(8) corresponds to the PXI Star
Trigger line on PXI devices.
For more information on RTSI industrial DIO feature registers, refer to the
Detection Configuration Register
15
14
13
12
11
10
9
8
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
Reserved
RTSI
Trig(8)
7
6
5
4
3
2
1
0
RTSI
Trig(7)
RTSI
Trig(6)
RTSI
Trig(5)
RTSI
Trig(4)
RTSI
Trig(3)
RTSI
Trig(2)
RTSI
Trig(1)
RTSI
Trig(0)
Содержание PCI-6528
Страница 1: ...PCI 6528...