Chapter
2 Register
Map and Descriptions
©
National Instruments Corporation
2-27
Static DIO Register-Level Programmer Manual
RTSI Edge Detection Configuration Register
The RTSI Edge Detection Configuration register sets RTSI edge detection to synchronous or
asynchronous mode and selects sensitivity to rising edges, falling edges, or both.
When using synchronous edge detection, the RTSI signals are sampled every 100 ns.
Therefore, for an edge to be detected, the RTSI line must remain in its new value for at least
100 ns.
When using the asynchronous edge detectors, pulses as short as 10 ns can trigger the edge
detection, in compliance with PXI specifications. At power up, asynchronous edge detection
is selected by default.
Address Offset:
0x16
Type:
Read-write
Size:
8-bit
Bit Map:
Bit
Name
Description
7–3
Reserved
Write only zeros to these bits.
2
Rising Edge Sensitivity
Write a 1 to enable monitoring of rising edges
on RTSI.
1
Falling Edge Sensitivity
Write a 1 to enable monitoring of falling edges
on RTSI.
0
Synchronous Edge Detect
Write a 1 to this bit to use synchronous RTSI
edge detection.
For more information on RTSI industrial DIO feature registers, refer to the
7
6
5
4
3
2
1
0
Reserved
Reserved
Reserved
Reserved
Reserved
RESens
FESens
SyncED
Содержание PCI-6528
Страница 1: ...PCI 6528...