![background image](http://html.mh-extra.com/html/motorola/mc68hc908gp32/mc68hc908gp32_technical-data-manual_245608405.webp)
MC68HC08GP32
MC68HC908GP32
•
MC68HC08GP32
—
Rev. 6
Technical Data
MOTOROLA
MC68HC08GP32
403
A.8 Electrical Specifications
Electrical specifications for the MC68HC908GP32 apply to the
MC68HC08GP32, except for the parameters indicated below.
A.8.1 Functional Operating Range
A.8.2 5.0-V DC Electrical Characteristics
Characteristic
Symbol
Value
Unit
Operating temperature range
T
A
C
V
M
°
C
– 40 to +85
– 40 to +105
– 40 to +125
Operating voltage range
V
DD
3V
±
10%
5V
±
10%
3V
±
10%
5V
±
10%
—
5V
±
10%
V
Characteristic
(1)
1. V
DD
= 5.0 Vdc
±
10%, V
SS
= 0 Vdc, T
A
= T
L
to T
H
, unless otherwise noted
Symbol
Min
Typ
(2)
2. Typical values reflect average measurements at midpoint of voltage range, 25
°
C only.
Max
Unit
V
DD
supply current
Run
(3)
Wait
(4)
Stop
(5)
25
°
C
25
°
C with TBM enabled
(6)
25
°
C with LVI and TBM enabled
(6)
–40
°
C to 125
°
C
–40
°
C to 85
°
C with TBM enabled
(6)
–40
°
C to 85
°
C
with LVI and TBM enabled
(6)
3. Run (operating) I
DD
measured using external square wave clock source (f
OSC
= 32.8 MHz). All inputs 0.2V from rail. No
dc loads. Less than 100 pF on all outputs. C
L
= 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly
affects run I
DD
. Measured with all modules enabled.
4. Wait I
DD
measured using external square wave clock source (f
OSC
= 32.8 MHz). All inputs 0.2 V from rail. No dc loads.
Less than 100 pF on all outputs. C
L
= 20 pF on OSC2. All ports configured as inputs. OSC2 capacitance linearly affects
wait I
DD
. Measured with PLL and LVI enabled.
5. Stop I
DD
is measured with OSC1 = V
SS
.
6. Stop I
DD
with TBM enabled is measured using an external square wave clock source (f
OSC
= 32.8 MHz). All inputs 0.2V
from rail. No dc loads. Less than 100 pF on all outputs. All inputs configured as inputs.
I
DD
—
—
—
—
—
—
—
—
15
4
2
20
300
—
50
500
20
8
—
—
—
35
—
—
mA
mA
µ
A
µ
A
µ
A
µ
A
µ
A
µ
A
Low-voltage inhibit, trip falling voltage
V
TRIPF
3.90
4.25
4.50
V
Low-voltage inhibit, trip rising voltage
V
TRIPR
4.00
4.35
4.60
V
Low-voltage inhibit reset/recover hysteresis
(V
TRIPF
+ V
HYS
= V
TRIPR
)
V
HYS
—
100
—
mV
Notes:
F
re
e
sc
a
le
S
e
m
ic
o
n
d
u
c
to
r,
I
Freescale Semiconductor, Inc.
For More Information On This Product,
Go to: www.freescale.com
n
c
.
..