Motorola DSP56367, Руководство пользователя

Страница: 134 / 524

3-68 DSP56367 MOTOROLA
Specifications
Enhanced Serial Audio Interface Timing
462 Flag output valid after TXC rising edge — — —
— 32.0
18.0 x ck
i ck
ns
463 HCKR/HCKT clock cycle — — 40.0 — ns
464 HCKT input rising edge to TXC output — — — 27.5 ns
465 HCKR input rising edge to RXC output — — — 27.5 ns
Note: 1. V
CC
= 1.8 V
±
5%; T
J
= 0°C to +95°C, C
L
= 50 pF
2. i ck = internal clock
x ck = external clock
i ck a = internal clock, asynchronous mode
(asynchronous implies that TXC and RXC are two different clocks)
i ck s = internal clock, synchronous mode
(synchronous implies that TXC and RXC are the same clock)
3. bl = bit length
wl = word length
wr = word length relative
4. TXC(SCKT pin) = transmit clock
RXC(SCKR pin) = receive clock
FST(FST pin) = transmit frame sync
FSR(FSR pin) = receive frame sync
HCKT(HCKT pin) = transmit high frequency clock
HCKR(HCKR pin) = receive high frequency clock
5. For the internal clock, the external clock cycle is defined by Icyc and the ESAI control register.
6. The word-relative frame sync signal waveform relative to the clock operates in the same
manner as the bit-length frame sync signal waveform, but spreads from one serial clock before
first bit clock (same as bit length frame sync signal), until the one before last bit clock of the
first word in frame.
7. Periodically sampled and not 100% tested
Table 3-22 Enhanced Serial Audio Interface Timing (Continued)
No.
Characteristics
1, 2, 3
Symbol Expression Min Max
Cond-i
tion
4
Uni
t