8224 N/B Maintenance
8224 N/B Maintenance
50
Pin Name
Pin No.
915 Pin Definitions
I/O
Hi/Low
Function
GP27/PWM3
70
O
GP30
102
KEY IN 0
I
Pull High
Key matrix input 0
GP31
101
KEY IN 1
I
Pull High
Key matrix input 1
GP32
100
KEY IN 2
I
Pull High
Key matrix input 2
GP33
99
KEY IN 3
I
Pull High
Key matrix input 3
GP34
98
KEY IN 4
I
Pull High
Key matrix input 4
GP35
97
KEY IN 5
I
Pull High
Key matrix input 5
GP36
96
KEY IN 6
I
Pull High
Key matrix input 6
GP37
95
KEY IN 7
I
Pull High
Key matrix input 7
GP40/FAN_TACH0
68
FAN_SPEED
I
Fan speed input
GP41/FAN_TACH1
67
GP42/RXD
66
KBC_RX
I
For firmware debug (
请留焊点
)
GP43/TXD
65
KBC_TX
O
For firmware debug (
请留焊点
)
GP44/KBRST#
64
HRCIN#
O
CPU Reset
GP45/GATE_A20
63
A20GATE
O
System A20 Gate
GP46/CLKRUN#
62
PCLKRUN#
LPC Clock Run
GP47/LPCPD#
61
LPCPD
LPC Power-Down
GP50
121
EXTSMI#
O
External SMI#
GP51
120
H8_SCI
Need invert to SCI# sending to SouthBridge
GP52
119
H8_WAKE_IP#
O
Wake-up SouthBridge at ACPI mode
GP53
118
H8_THRM#
O
Thermal throttling control to SouthBridge
GP54
117
O
Port 3
Port 4
Port 5
Continue to the previous page
1.6 Appendix 2: W83L951DG GPIO Pins Definitions (2)
MiTac Secret
Confidential Document