Key Components Description and Operation
UG0557 User Guide Revision 4.0
15
4.4.2
SERDES1 Interface
The SERDES1 interface (Lane 0, 1, 2, or 3) is routed to the FMC connector. The SerDes reference
clocks are routed as follows.
•
SERDES1 reference clock 0 is routed from the FMC connector.
•
SERDES1 reference clock 1 is routed from the FMC connector through the clock buffer. The output
of the clock buffer is additionally routed to SmartFusion2 Advanced Development Kit board pins
AF18 and AG18.
The following figure shows the SERDES1 interface of the SmartFusion2 Advanced Development Board.
Figure 8 •
SERDES1 Interface
6PDUW)XVLRQ
6(5'(6/DQH5;'
6(5'(6/DQH5;'
6(5'(6/DQH5;'
6(5'(6/DQH5;'
6(5'(6/DQH7;'
6(5'(6/DQH7;'
6(5'(6/DQH7;'
6(5'(6/DQH7;'
6(5'(65()&/.
6(5'(65()&/.
$-
$.
$)
$*
&ORFN
%XIIHU
)0&
&RQQHFWRU
+3&-