EOA_INT_SEL = 1, Interrupt on end of acquisition
EOA_INT_SEL = 0, No interrupt on end of acquisition
EOA_INT_SEL is used in conjunction with the residual counter. See BADR3+ 0Dh
EOA = 1, the residual # of samples have been written to the FIFO
EOA = 0, the residual # of samples have not been written to the FIFO
EOA is cleared by writing a 0 to the INT bit. See below.
EOA is in both BADR3+3 and BADR3+4 for convenience in software programming
OVERRUN = 1, FIFO memory has overrun
OVERRUN = 0, FIFO memory has not overrun
OVERRUN is in both BADR3+3 and BADR3+4 for convenience in software programming
INT = 1, Interrupt generated
INT = 0, No interrupt generated
INT must be cleared after each edge sensitive interrupt (EOC, EOB, and EOA) by setting it to 0.
INTE = 1, Interrupts are enabled.
INTE = 0, Interrupts are disabled.
To enable interrupts you must also set bits in BADR1 + 4Ch
A/D PACER CLOCK STATUS AND CONTROL
BADR3 + 5
READ/WRITE
PS0
PS1
EXT_PACER_POL
GATE_EN
GATE_LATCH
GATE_POL
GATE_STATUS
X
0
1
2
3
4
5
6
7
PS[1:0] control the source of the A/D Pacing according to the table below.
Internal Pacer Clock (CTR 2 OUT, no external access)
1
1
External Pacer Clock (Digital input 0, Pin 25)
0
1
Software polled A/D
X
0
PS0
PS1
EXT_PACER_POL = 1, the external pacer polarity is set to negative edge for non burst mode and burst
mode
EXT_PACER_POL = 0, the external pacer polarity is set to positive edge for non-burst mode and burst
mode
This bit is only used when the external pacer clock is selected. We recommend setting to positive edge.
The remainder of the bits are only used when the internal pacer is selected.
Note: The polarity (direction) of the internal pacer is set by a hardware jumper. It is recommended that
it be set to a positive-going edge.
GATE_EN = 1, the gate to the internal pacer is always on regardless of the signal on pin 25. In this
mode, the bits below are ignored.
GATE_EN = 0, the gate to the internal pacer is controlled by the signal on pin 25.
GATE_ LATCH = 1, the signal on pin 25 will act as an edge trigger to the internal pacer. It is latched in
hardware. Software must clear latch by writing a “0” to the GATE_STATUS bit.
GATE_ LATCH = 0, the signal on pin 25 will act as a level gate to the internal pacer.
26
Содержание PCIM-DAS1602/16
Страница 4: ...This page is blank ...
Страница 48: ...For your notes 44 ...