GATE_POL = 1, the trigger / gate polarity is set to negative-going edge / low level for non burst mode
and positive-going edge / high level for burst mode
GATE_POL = 0, the trigger / gate polarity is set to positive-going edge / high level for non burst mode
and negative-going edge / low level for burst mode
on a read,
GATE_STATUS = 1, the gate to the internal pacer is on.
GATE_STATUS = 0, the gate to the internal pacer is off.
on a write,
GATE_STATUS = 0 clears the hardware latch when LATCH = 1
BURST MODE and CONVERTER CONTROL
BADR3 + 6
READ/WRITE
CONV_EN
BME
X
X
X
X
X
X
0
1
2
3
4
5
6
7
CONV_EN = 1, Conversions are enabled
CONV_EN = 0, Conversions are disabled
BME = 1, Bursting is enabled. When burst mode is enabled, the mux channel select bits in BADR3+0
are used to specify the channels in the burst.
BME = 0, Bursting is disabled
The burst mode generator is a clock signal that paces the A/D at the maximum multi-channel sample rate,
then periodically, performs additional maximum rate scans. In this way, the channel to channel skew
(time between successive samples in a scan) is minimized without taking a large number of undesired
samples (Figure 6-1).
.
Figure 6-1. Burst Mode Timing
The PCIM-DAS1602/16 burst mode generator takes advantage of the fast A/D. The burst mode skew is
10
µ
s between channels for the PCIM-DAS1602/16. It is 13.3
µ
s for the CIO-DAS1602/16
27
C h 0 C h 1 C h 2 C h 3
C h 0 C h 1 C h 2 C h 3
1 0
µ
s
D e l a y
B u r s t m o d e p a c e r f i x e d a t 1 0
µ
s
T h e l e n g t h o f t h e d e l a y b e t w e e n b u r s t s i s s e t b y o n e o f t h e
I n t e r n a l c o u n t e r s o r m a y b e c o n t r o l l e d v i a e x t e r n a l t r i g g e r
Содержание PCIM-DAS1602/16
Страница 4: ...This page is blank ...
Страница 48: ...For your notes 44 ...