SCSI Bus Interface Signals
3-13
3.3 SCSI Bus Interface Signals
The SCSI Bus Interface Signals section contains tables describing the
signals for the following signal groups:
, and
. SCSI Function A
signals and SCSI Function B signals each have a subgroup:
signals and
signals.
The following table contains signals that are common to both SCSI
buses.
describes the signals for the SCSI Bus Interface Signals
group.
3.3.1 SCSI Function A Signals
This section describes the signals for the
group.
It is divided into two tables:
and
.
Table 3.10
SCSI Bus Interface Signals
Name
Bump
Type
Strength
Description
SCLK
A21
I
N/A
SCSI Clock is used to derive all SCSI-related timings. The
speed of this clock is determined by the application’s
requirements. In some applications, SCLK may be sourced
internally from the PCI bus clock (CLK). If SCLK is internally
sourced, then the SCLK pin should be tied LOW. For Ultra2
SCSI operations, the clock supplied to SCLK must be
40 MHz. The clock frequency will be quadrupled to create the
160 MHz clock required internally by both SCSI functions.
*
Содержание LSI53C896
Страница 6: ...vi Preface...
Страница 16: ...xvi Contents...
Страница 88: ...2 62 Functional Description...
Страница 112: ...3 24 Signal Descriptions...
Страница 306: ...6 38 Specifications This page intentionally left blank...
Страница 310: ...6 42 Specifications This page intentionally left blank...
Страница 338: ...6 70 Specifications Figure 6 40 LSI53C896 329 BGA Bottom View...
Страница 340: ...6 72 Specifications...
Страница 346: ...A 6 Register Summary...
Страница 362: ...IX 12 Index...