CrossLink LIF-MD6000 Master Link Board
Evaluation Board User Guide
© 2016-2018 Lattice Semiconductor Corp. All Lattice trademarks, registered trademarks, patents, and disclaimers are as listed at
www.latticesemi.com/legal
. All other brand or product names are
trademarks or registered trademarks of their respective holders. The specifications and information herein are subject to change without notice.
2
FPGA-EB-02010-1.4
Contents
Acronyms in This Document ................................................................................................................................................. 3
1.
Introduction .................................................................................................................................................................. 4
2.
Headers and Test Connections ..................................................................................................................................... 6
3.
Programming Circuit ..................................................................................................................................................... 7
3.1.
Bridging Circuit .................................................................................................................................................... 7
3.2.
I
2
C Expander ........................................................................................................................................................ 8
4.
Power Supply ................................................................................................................................................................ 9
5.
Status Indicators ......................................................................................................................................................... 11
6.
SMA IO Link Board ...................................................................................................................................................... 12
7.
Breakout IO Link Board ............................................................................................................................................... 14
8.
Ordering Information .................................................................................................................................................. 17
References .......................................................................................................................................................................... 18
Technical Support Assistance............................................................................................................................................... 18
Appendix A. LIF-MD6000-ML-EVN-BRD Schematics ........................................................................................................... 19
Appendix B. LIF-MD6000-ML-EVN-BRD Bill of Materials .................................................................................................... 27
Appendix C. SMA-IOL-EVN-BRD Schematics ....................................................................................................................... 33
Appendix D. SMA-IOL-EVN-BRD Bill of Materials................................................................................................................ 34
Appendix E. B-IOL-EVN-BRD Schematics............................................................................................................................. 35
Appendix F. B-IOL-EVN-BRD Bill of Materials ..................................................................................................................... 36
Revision History ................................................................................................................................................................... 37
Figures
Figure 1.1. Top View of Master Link Board and its Key Components ................................................................................... 4
Figure 1.2. Bottom View of Master Link Board ..................................................................................................................... 5
Figure 3.1. Programming Block ............................................................................................................................................. 7
Figure 3.2. Bridging Block ..................................................................................................................................................... 8
Figure 3.3. I
2
C Expander Block .............................................................................................................................................. 8
Figure 4.1. Power Supply Block ............................................................................................................................................. 9
Figure 6.1. Top View of SMA IO Link Board ........................................................................................................................ 13
Figure 6.2. Bottom View of SMA IO Link Board .................................................................................................................. 13
Figure 7.1. Top View of Breakout IO Link Board ................................................................................................................. 16
Figure 7.2. Bottom View of Breakout IO Link Board ........................................................................................................... 16
Tables
Table 2.1. Headers and Test Connectors .............................................................................................................................. 6
Table 4.1. Power LEDs ........................................................................................................................................................... 9
Table 4.2. Device Power Rail Summary and Test Points ..................................................................................................... 10
Table 5.1. Status LED I/O Map ............................................................................................................................................ 11
Table 6.1. Headers and Test Connectors ............................................................................................................................ 12
Table 6.2. U1 Connector Description .................................................................................................................................. 12
Table 7.1. Headers and Test Connectors ............................................................................................................................ 14
Table 7.2. U1 Connector Description .................................................................................................................................. 14
Table 7.3. J2 Header Description ........................................................................................................................................ 15
Table 8.1. Ordering Information ......................................................................................................................................... 17
