La Cimbali M100 GT, Руководство инженера

Страница: 73 / 82

English
68 EN
CPU board
DV1/D
V2
–
GR
IGI
O
BA
SS
A
TENSIONE
–
CPU
1/2
LIVELLO
/
NTC
CALDAIA
–
ROSSO
PI
N
:
(1)VCC_DV1
(2)
VCC_DV2
(3)
SIG_DV1
(4)
SIG_DV2
(5)GND_DV
1
(6)
GND_DV2
PI
N
:
(1RIF_LIVEL
(2)NTC
‐
CALD
(3)
‐‐‐
(4)LIV
(5)
N
TC
‐
CAL
J1
NERO
DISPLAY
M39
TE
TASTIERE/SK
‐DISPLAY
M100–
GIALLO
PI
N
:
(1
)S
DA
(2
)S
CI
J1
–
NERO
COMANDI
SCHEDA
POWER
TRIAC
(3)INT
(4)RST
(5)AUX1
(6)AUX2
(7)GND1
(8)GND2
(9)
‐‐‐
(10)
‐‐‐
P1
6
–
M
ARRONE
(11)10Vac
(12)10Vac
PI
N
:
(1
)1
0V
ac
–TRAFO
(2
)1
0V
ac
–TRAFO
(3
)2
4V
ac
–
TRAFO
P1
2
–
BLU
P1
3
–
RO
SA
P1
6
–
N
ER
O
P1
1
–
VE
RD
E
(4
)2
4V
ac
‐
TRAFO
PI
N
:
(1)EV_G2
(2)COM_ED
S
(3)COM_AC
(4)COM_AF
(5
)C
O
M
_EV
(6
)E
V_
ED
S
(7)EV_E
VC
(8)EV_A
F
PI
N
:
(1)VCC_DV3
(2)SIG_DV
3
(3)GND_DV
3
(4)EV_ED
S2
(5
)E
V_
G3
(6)
VCC_DV4
(7)
SIG_DV4
(8)GND_DV
4
PI
N
:
(1)COM_EV
TS
(2)
‐‐‐
‐
(3)COM
_MC
(4)MC
(5)
‐‐‐
‐
(6)EV_E
VTS
PI
N
:
(1)
‐
24
(ALIM)
(2)EV_EV
P1
(3)
EV_EVP2
(4)
EV_EVP3
(5)
EV_EVP4
(6)COM_EV
P
(7)+24
(ALIM)
(9
)E
V_
G1
(10)EV_EM
(11)EV_EV
AC
(12)EV_M
IX
(9)COM
EV
(10)EV_G
4