![iWave iW-RainboW-G27M Скачать руководство пользователя страница 31](http://html1.mh-extra.com/html/iwave/iw-rainbow-g27m/iw-rainbow-g27m_hardware-users-manual_2098294031.webp)
REL1.0
Page 31 of 71
i.MX8 SMARC SOM Hardware User Guide
iWave Systems Technologies Pvt. Ltd.
SMARC
Pin No.
SMARC Edge
Signal Name
CPU Ball Name/
Pin Number
Signal Type/
Termination
Description
P10
MIPI_CSI1_DATA1_P
MIPI_CSI1_
DATA1_P/BJ15
I, MIPI
MIPI CSI1 differential data lane 1
positive.
P11
MIPI_CSI1_DATA1_N
MIPI_CSI1_
DATA1_N/BH14
I, MIPI
MIPI CSI1 differential data lane 1
negative.
P13
MIPI_CSI1_DATA2_P
MIPI_CSI1_
DATA2_P/BJ21
I, MIPI
MIPI CSI1 differential data lane 2
positive.
P14
MIPI_CSI1_DATA2_N
MIPI_CSI1_
DATA2_N/BH20
I, MIPI
MIPI CSI1 differential data lane 2
negative.
P16
MIPI_CSI1_DATA3_P
MIPI_CSI1_
DATA3_P/BJ13
I, MIPI
MIPI CSI1 differential data lane 3
positive.
P17
MIPI_CSI1_DATA3_N
MIPI_CSI1_
DATA3_N/BH12
I, MIPI
MIPI CSI1 differential data lane 3
negative.
2.7.8
HDMI/Display Port Interface
The i.MX8 CPU
’s HD Display Transmitter Controller IP offers multi
-protocol support of standards such as High
Definition Multimedia Interface (HDMI), DisplayPort, embedded DisplayPort (eDP), with one of these standards
supported at a time. These protocols enable switching between the modes to be applied on a system level and
performed by means of software configuration. i.MX8 CPU supports HDMI 1.4 Specification, HDMI 2.0a Specification,
DisplayPort Specification Version 1.3 and eDP Specification Version 1.4 protocols.
In i.MX8 SMARC SOM, HDMI Display Transmitter output is connected to HDMI pins of SMARC edge connector and also
optionally connected to Display Port0 (DP0) pins of SMARC Edge connector. For more details on HDMI pinouts, refer
below table:
SMARC
Pin No.
SMARC Edge
Signal Name
CPU Ball Name/
Pin Number
Signal Type/
Termination
Description
P92
HDMI_TX0_DATA2_P
HDMI_TX0_DATA2
_EDP0_P/BL9
O, HDMI
HDMI differential data lane 2 Positive
P93
HDMI_TX0_DATA2_N
HDMI_TX0_DATA2
_EDP0_N/BM8
O, HDMI
HDMI differential data lane 2 Negative
P95
HDMI_TX0_DATA1_P
HDMI_TX0_DATA1
_EDP1_P/BL7
O, HDMI
HDMI differential data lane 1 Positive
P96
HDMI_TX0_DATA1_N
HDMI_TX0_DATA1
_EDP1_N/BM6
O, HDMI
HDMI differential data lane 1 Negative
P98
HDMI_TX0_DATA0_P
HDMI_TX0_DATA0
_EDP2_P/BL5
O, HDMI
HDMI differential data lane 0 Positive
P99
HDMI_TX0_DATA0_N
HDMI_TX0_DATA0
_EDP2_N/BM4
O, HDMI
HDMI differential data lane 0 Negative
P101
HDMI_TX0_CLK_P
HDMI_TX0_CLK
_EDP3_P/BL3
O, HDMI
HDMI differential CLK Positive
P102
HDMI_TX0_CLK_N
HDMI_TX0_CLK
_EDP3_N/BK2
O, HDMI
HDMI differential CLK Negative
P104
HDMI_TX_HPD
HDMI_TX_HPD /
BH8
I, 1.8V CMOS
HDMI Hot Plug Detect