www.d
fi
.com
26
Chapter 2 Hardware Installation
Chapter 2
LPC Debug Connector
LPC
2
1
12
11
The Low Pin Count Interface was defined by Intel
®
Corporation to facilitate the industry’s tran-
sition towards legacy free systems. It allows the integration of low-bandwidth legacy I/O com-
ponents within the system, which are typically provided by a Super I/O controller. Furthermore,
it can be used to interface firmware hubs, Trusted Platform Module (TPM) devices and embed-
ded controller solutions. Data transfer on the LPC bus is implemented over a 4 bit serialized
data interface, which uses a 33MHz LPC bus clock. For more information about LPC bus refer
to the Intel
®
Low Pin Count Interface Specification Revision 1.1’. The table below indicates the
pin functions of the LPC connector.
Pin
Pin Assignment
Pin
Pin Assignment
1
CLK
2
LAD1
3
RST#
4
LAD0
5
FRAME#
6
3V3
7
LAD3
8
GND
9
LAD2
10
---
11
SERIRQ
12
48MHz
10
9
Battery
Switch
10
9
Battery
BMC Reset Button