
Using the I/O Address Map
DAI12-4(FIT)GY
25
Following are examples in which an internal pacer clock is specified in high-level
languages:
Microsoft C
Microsoft QBASIC
outp( ADR+24, 0x4 );
OUT ADR+24, &H4
outp( ADR+28, ClockData0 );
OUT ADR+28, ClockData0
outp( ADR+29, ClockData1 );
OUT ADR+29, ClockData1
outp( ADR+30, ClockData2 );
OUT ADR+30, ClockData2
outp( ADR+31, ClockData3 );
OUT ADR+31, ClockData3
Setting a Conversion Channel
This step specifies the channels from which analog output is to be produced.
For byte access, conversion channels should be specified in the following order:
channel specification
→
D/A conversion data (low bytes)
→
D/A conversion data (high
bytes)
Figure 4.12. Setting a Conversion Channel
- All channels [D7]:
Assigning the value "1" to this bit causes the D/A conversion data specified in the
following step to be output from all channels.
Following are examples in which a conversion channel is specified in high-level
languages:
Microsoft C
Microsoft QBASIC
outp( ADR+18, 0x80 );
OUT ADR+18, &H80
outp( ADR+16, LowerData );
OUT ADR+16, LowerData
outp( ADR+17, UpperData );
OUT ADR+18, UpperData
D7
D6
D5
D4
D3
D2
D1
D0
output
+18
(12h)
N/A
N/A
N/A
Channel
Data 2
Channel
Data 1
Channel
Data 0
Channel Data
All
Channel
End
Channel
Starting
I/O Address
Содержание DAI12-4FITGY
Страница 1: ...F eIT Series Isolated Analog Output Module DAI12 4 FIT GY User s Manual CONTEC CO LTD...
Страница 47: ...Using the I O Address Map 42 DAI12 4 FIT GY...
Страница 64: ......