Atmel SMART SAMA5D3 Series, Руководство пользователя

Страница: 14 / 66

SAMA5D3 Xplained [USER GUIDE]
Atmel-11269D-ATARM-SAMA5D3-Xplained-XPLD-User Guide_07-Sep-15
14
4.2.4 Reset Circuitry
The reset sources for the SAMA5D3 Xplained board are:
 Power-on reset from the Power Management Unit (PMU),
 Reset Pushbutton BP2,
 JTAG reset from an in-circuit emulator (through JTAG interface)
4.2.5 Memory Organization
The SAMA5D3x-series processor features a DDR2/SDRAM memory interface and an External Bus Interface (EBI)
to interface with a wide range of external memories and to almost any kind of parallel peripherals.
The memory devices that equip the SAMA5D3 Xplained evaluation kit are as follows:
 Two DDR2/SDRAM (MT47H64M16HR) used as main system memory (256 MByte). The board includes 2
Gbits of on-board soldered DDR2 (double data rate) SDRAM. The footprints can also host two DDR2
(MT47H128M16RT) from Micron
®
for a total of 512 MBytes of DDR2 memory. The memory bus is 32 bits
wide and operates with a frequency of up to 166 MHz (See Figure 4-6 ).
 One NAND Flash (MT29F2G08ABAEAWP) connected to the processor. The default size is 256 MBytes. The
footprint can also host a 4-Gbit Micron chip for a total of 512 MBytes of NAND Flash memory (See
Figure 4-
7 ).
Figure 4-6. DDR2 Schematic
DDR_A8
DDR_D9
DDR_D10
DDR_D11
DDR_D12
DDR_D13
DDR_D15
DDR_D14
DDR_A1
DDR_A9
DDR_A2 DDR_D2
DDR_A10
DDR_A3
DDR_A11
DDR_A4
DDR_A12
DDR_A5
DDR_D1
DDR_VREF
DDR_D0
DDR_A6
DDR_D4
DDR_D3
DDR_A7
DDR_D6
DDR_D5
DDR_D7
DDR_D8
DDR_A0
DDR_A8
DDR_D27
DDR_D26
DDR_D25
DDR_D31
DDR_D29
DDR_D28
DDR_D30
DDR_A1
DDR_A9
DDR_A2
DDR_A10
DDR_D18
DDR_A3
DDR_A11
DDR_A4
DDR_A12
DDR_A5
DDR_VREF
DDR_D17
DDR_D16
DDR_A6
DDR_D19
DDR_D20
DDR_D22
DDR_A7 DDR_D23
DDR_D21
DDR_D24
DDR_A0
DDR_DQM0
DDR_DQS1
DDR_DQS0
DDR_CS
DDR_BA0
DDR_BA1
DDR_BA2
DDR_CKE
DDR_WE
DDR_CLK
DDR_RAS
DDR_CLKN
DDR_CAS
DDR_DQM2
DDR_DQS2
DDR_DQS3
DDR_CS
DDR_BA0
DDR_BA1
DDR_BA2
DDR_WE
DDR_CKE
DDR_RAS
DDR_CLK
DDR_CAS
DDR_CLKN
DDR_A13
DDR_DQM1
DDR_DQM3
DDR_A13
VDDIODDR
VDDIODDR
VDDIODDR
VDDIODDR
DDR_A[0..13]
DDR_D[0..31]
C98
100nF C98
100nF
C73 100nF C73 100nF
C100
100nF C100
100nF
C68 100nF C68 100nF
R39 4.7K R39 4.7K
C93 100nF C93 100nF
C90 100nF C90 100nF
C69 100nF C69 100nF
R41 4.7K R41 4.7K
C91 100nF C91 100nF
C70 100nF C70 100nF
C97 100nF C97 100nF
MT47H64M16HR
DDR2 SDRAM
MN5
MT47H64M16HR
DDR2 SDRAM
MN5
A0
M8
A1
M3
A2
M7
A3
N2
A4
N8
A5
N3
A6
N7
A7
P2
A8
P8
A9
P3
A10
M2
BA0
L2
ODT
K9
DQ0
G8
DQ1
G2
DQ2
H7
DQ3
H3
DQ4
H1
DQ5
H9
DQ6
F1
DQ7
F9
UDQS
B7
UDQS
A8
LDM
F3
VDD
J9
VDD
M9
VDDL
J1
VREF
J2
VDDQ
E9
VSS
A3
VSS
E3
VDDQ
A9
VDD
E1
RFU1
A2
RFU2
E2
CKE
K2
CK
J8
CK
K8
CAS
L7
RAS
K7
WE
K3
CS
L8
VDDQ
C3
VDDQ
C7
VDDQ
C9
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VDD
A1
VSS
J3
A11
P7
BA1
L3
A12
R2
BA2
L1
VSS
N1
VSSDL
J7
VSSQ
B2
RFU3
R3
DQ8
C8
DQ9
C2
DQ10
D7
DQ11
D3
DQ12
D1
DQ13
D9
DQ14
B1
DQ15
B9
VDD
R1
VDDQ
G1
VDDQ
G7
VDDQ
G9
VSS
P9
VSSQ
D2
VSSQ
A7
VSSQ
B8
VSSQ
H2
VSSQ
H8
VDDQ
G3
VDDQ
C1
UDM
B3
LDQS
E8
LDQS
F7
RFU4
R7
A13
R8
R40 4.7K R40 4.7K
C79 100nF C79 100nF
R36
DNP(1K)
R36
DNP(1K)
C71 100nF C71 100nF
R42 4.7K R42 4.7K
MT47H64M16HR
DDR2 SDRAM
MN4
MT47H64M16HR
DDR2 SDRAM
MN4
A0
M8
A1
M3
A2
M7
A3
N2
A4
N8
A5
N3
A6
N7
A7
P2
A8
P8
A9
P3
A10
M2
BA0
L2
ODT
K9
DQ0
G8
DQ1
G2
DQ2
H7
DQ3
H3
DQ4
H1
DQ5
H9
DQ6
F1
DQ7
F9
UDQS
B7
UDQS
A8
LDM
F3
VDD
J9
VDD
M9
VDDL
J1
VREF
J2
VDDQ
E9
VSS
A3
VSS
E3
VDDQ
A9
VDD
E1
RFU1
A2
RFU2
E2
CKE
K2
CK
J8
CK
K8
CAS
L7
RAS
K7
WE
K3
CS
L8
VDDQ
C3
VDDQ
C7
VDDQ
C9
VSSQ
D8
VSSQ
E7
VSSQ
F2
VSSQ
F8
VDD
A1
VSS
J3
A11
P7
BA1
L3
A12
R2
BA2
L1
VSS
N1
VSSDL
J7
VSSQ
B2
RFU3
R3
DQ8
C8
DQ9
C2
DQ10
D7
DQ11
D3
DQ12
D1
DQ13
D9
DQ14
B1
DQ15
B9
VDD
R1
VDDQ
G1
VDDQ
G7
VDDQ
G9
VSS
P9
VSSQ
D2
VSSQ
A7
VSSQ
B8
VSSQ
H2
VSSQ
H8
VDDQ
G3
VDDQ
C1
UDM
B3
LDQS
E8
LDQS
F7
RFU4
R7
A13
R8
C94 100nF C94 100nF
C78 100nF C78 100nF
C74 100nF C74 100nF R38
0R
R38
0R
C95 100nF C95 100nF
C75 100nF C75 100nF
C96 100nF C96 100nF
R37 0R R37 0R
C88 100nF C88 100nF
C80 100nF C80 100nF
C89 100nF C89 100nF
C82 100nF C82 100nF
R35 DNP(1K) R35 DNP(1K)
C66 100nF C66 100nF
C83 100nF C83 100nF
C81 100nF C81 100nF
C84 100nF C84 100nF
C76 100nF C76 100nF
C86 100nF C86 100nF C85 100nF C85 100nF
C77 100nF C77 100nF
C67 100nF C67 100nF
C87 100nF C87 100nF
C92 100nF C92 100nF
C72 100nF C72 100nF
DDR_VREF
VDDIODDR
R46
1.5K 1% R46
1.5K 1% R45
1R R45
1R
R47
1.5K 1% R47
1.5K 1%
C101
4.7uF C101
4.7uF
TP3
SMD TP3
SMD
L16
10uH60mA
L16
10uH60mA
C102
100nF C102
100nF
C104
100nF C104
100nF C103
4.7uF C103
4.7uF
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.
Downloaded from
Arrow.com.