
164
M
M
X
X
3
3
6
6
/
/
M
M
X
X
3
3
6
6
L
L
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
Gl
ossary
D
D
I
I
M
M
M
M
(
(
D
D
u
u
a
a
l
l
I
I
n
n
L
L
i
i
n
n
e
e
M
M
e
e
m
m
o
o
r
r
y
y
M
M
o
o
d
d
u
u
l
l
e
e
)
)
DIMM socket has total 168-pin and supports 64-bit data. It can be single or double side, the
golden finger signals on each side of PCB are different, that is why it was called Dual In Line.
Almost all DIMMs are made by
, which operate at 3.3V. Note that some old DIMMs are
made by FPM/
and only operate at 5V. Do not confuse them with SDRAM DIMM.
E
E
C
C
C
C
(
(
E
E
r
r
r
r
o
o
r
r
C
C
h
h
e
e
c
c
k
k
i
i
n
n
g
g
a
a
n
n
d
d
C
C
o
o
r
r
r
r
e
e
c
c
t
t
i
i
o
o
n
n
)
)
The ECC mode needs 8 ECC bits for 64-bit data. Each time memory is accessed; ECC bits are
updated and checked by a special algorithm. The ECC algorithm has the ability to detect
double-bit error and automatically correct single-bit error while parity mode can only detect
single-bit error.
E
E
D
D
O
O
(
(
E
E
x
x
t
t
e
e
n
n
d
d
e
e
d
d
D
D
a
a
t
t
a
a
O
O
u
u
t
t
p
p
u
u
t
t
)
)
M
M
e
e
m
m
o
o
r
r
y
y
The EDO DRAM technology is actually very similar to FPM (Fast Page Mode). Unlike traditional
FPM that tri-states the memory output data to start the pre-charge activity, EDO DRAM holds the
memory data valid until the next memory access cycle, that is similar to pipeline effect and
reduces one clock state.