
15
M
M
X
X
3
3
6
6
/
/
M
M
X
X
3
3
6
6
L
L
O
O
n
n
l
l
i
i
n
n
e
e
M
M
a
a
n
n
u
u
a
a
l
l
Overvi
ew
Memory
The MX36/MX36L supports standard
, in a flexible mix/ match manner. The
SDRAM interface allows zero wait state bursting between the DRAM and the data buffers at
66/100/133MHz. The four banks of can be composed of an arbitrary mixture of
1M/2M/4M/8M/16MxN DRAMs. The DRAM controller can run at either the host CPU bus
frequency (66/100/133MHz) or pseudo-synchronous to the CPU bus frequency with built-in PLL
timing control.
Onboard S3 Savage4 Graphic Accelerator
The MX36/MX36L has an onboard VGA function, which provides full AGP 2.0 capability for
maximum bus utilization including 1X2X/4X mode transfers, SBA (Side Band Addressing),
Flush/Fence commands, and pipelined grants. The AGP 4X specification provides a new level of
video display sophistication and speed. The AGP 4X video cards support data transfer rates up
to 1066MB/s.