6XPPDU\RI)HDWXUHV
1-24 ADSP-21065L SHARC User’s Manual
%DODQFHG3HUIRUPDQFH
Figure 1-4
shows how the ADSP-21065L’s design optimally balances its
high-performance DSP core with its high-speed I/Os.
Figure 1-4. Balanced performance between the DSP core and I/O
$GGLWLRQDO/LWHUDWXUH
The following publications can be ordered from any Analog Devices sales
office.
ADSP-21000 Family Hardware & Software Development Tools
Data Sheet
ADSP-21065L SHARC Data Sheet
C Compiler Guide and Reference for the ADSP-2106x Family DSPs
Debugger Tutorial for the ADSP-2106x Family DSPs
VisualDSP Debugger Guide and Reference
VisualDSP Release Notes
VisualDSP User’s Guide and Reference
ADSP-21065L
60 MHz
ADSP-21065L
60 MHz
Host
Micro
SDRAM
SRAM
CLK
30 MHz
Codec
30 Mbits/s
240 Mbytes/s
120 Mbytes/s
120 Mbytes/s
120 Mbytes/s