UG-1635
Rev. 0 | Page 7 of 30
Configuration Option
Relevant Pins
Resistor and Switch Settings
PHY Configuration
LINK_ST/PHY_CFG1
Controlled by S1, S3, and S4 switches to provide the various
configuration options (see the
data sheet).
Downspeed, EDPD, Energy
Efficient Ethernet (EEE),
Software Power-Down,
Forced Speed
LED_0/COL/TX_ER/PHY_CFG0
Default
configuration:
PHY_CFG1/S3 = 1 or 2. Note that the EVAL-ADIN1300FMCZ
boards are shipped in pairs with one board set to 1 and the
other set to 2.
PHY_CFG0 and S4 = 4, and LED_0 and S1 = 1.
MAC Interface Selection
RX_CTL/RX_DV/CRS_DV/MACIF_SEL1
R8, R9 = DNI.
RXC/RX_CLK/MACIF_SEL0
R27, R28 = DNI.
Using internal pull-down resistors results in MAC interface
default selection being the reduced gigabit media independent
interface (RGMII) MAC interface with 2 ns internal delay on the
RXC pin and TXC pin.
214
19
-007
Figure 6. Configuration Resistor Placement, Underside of PCB