UG-1492
Rev. 0 | Page 16 of 22
G
P
IO
CI
RCUI
T
RY
V
F
=
2.
2V
SIG
NAL
S FRO
M EXT
ERNAL
SOU
RCE E.G
. PXI
OP
TIO
N T
O D
ISCO
NNECT FROM
SDP & DRIVE DI
GITAL
O
P
T
IO
N
TO
TI
E
/L
DAC AND /
R
ESET
PER
M
A
NENTL
Y
HI
G
H
/L
O
W
SD
P D
EBUG
L
E
D
SC
HEM
A
TI
C PAG
E -
SD
P/
DI
G
ITAL
IN
TERFACE
IF
=
2
0
MA
CENTRE-
O
FF T
O
G
G
L
E
SW
IT
CH FO
R /
R
ESET
NO
TE -
T
H
E
SD
P
SI
G
N
AL
SERI
ES
0
O
H
M
R
ESI
STO
R
S
SHO
U
LD
BE I
N
CREASED TO
1
K
O
H
M
IF
THER
E I
S A
R
ISK THAT T
H
E
U
SER
CO
U
LD O
VER
-D
RI
VE
THESE I
N
PUTS W
ITHO
U
T
REM
O
VI
NG
THE
NECESSAR
Y J
U
M
PER
S AT
P2
.
FL
EXI
BI
LI
TY TO
M
O
DI
FY EEPRO
M
ADDR
ESS
HARDW
ARE TI
E
AD
0 AND AD1
HI
G
H
/L
O
W
F
X
8-
120S
-S
V
(21)
GN
D
GR
N
GR
N
GR
N
GR
N
GR
N
GR
N
GR
N
GR
N
GR
N
GR
N
24L
C
32A
/S
N
100k
Ω
GN
D
DNI
10
0K
DN
I
T
S
W
-110
-08
-G
-D
GN
D
GN
D
GN
D
GN
D
1k
Ω
0
Ω
0
Ω
GN
D
GN
D
GN
D
0
Ω
GN
D
GN
D
GN
D
10
0k
Ω
GN
D
GN
D
GN
D
GN
D
GN
D
1k
Ω
DS3
DS5
DS2
DS4
S1
R1
4
R2
8
R2
9
JP1
5
R3
1
R3
2
JP1
6
R3
0
JP1
3
JP11
/SYNC
SDI
SDO
SCLK
/LD
AC
/R
ESET
/FA
UL
T
GPIO0
GPIO1
R1
5
R1
6
R1
7
R2
1
R2
0
R1
9
R2
5
R2
4
R2
3
R2
2
P2
GPIO2
R2
7
R2
6
R1
8
JP1
4
JP1
2
U3
P1
3.
3
V
_S
D
P
VL
O
G
IC
/L
D
A
C
GP
IO0
3.
3V
_S
D
P
G
P
IO
_2_
S
D
P
/L
DAC_
SDP
G
P
IO
_0_
S
D
P
/SYNC
SDI
SD
O
SCL
K
/R
ESET
/R
ESET_
S
D
P
/L
D
A
C
/SYNC_
SDP
SDI
_
SDP
SDO
_
SDP
SCL
K
_S
DP
/L
DAC_
SDP
GP
IO2
GP
IO1
/F
A
U
LT
AD
1
/SYNC_
SDP
SD
I_
SDP
SD
O
_SD
P
SC
LK
_
S
DP
G
P
IO
_1
_S
D
P
/F
A
U
LT
_
S
D
P
/R
ESET_
S
DP
/R
ESET
V
L
OGI
C
ADO
V
L
OGI
C
V
L
OGI
C
VL
O
G
IC
3.
3V
_S
D
P
VL
O
G
IC
VL
O
G
IC
GP
IO2
G
P
IO
_2
_S
D
P
GP
IO2
G
P
IO
_1
_S
D
P
G
P
IO
_0
_S
D
P
GP
IO1
/F
A
U
LT
_
S
D
P
GP
IO0
A
C
A
C
A
C
A
C
3
1
2
3
2
1
3
2
1
3
2
1
3
2
1
20
19
18
17
16
15
14
13
12
11
10
9
8
7
6
5
4
3
2
1
1
1111
111
11
3
2
1
3
2
1
7
4
8
5
6
3
2
1
116
85
65
1
5
62
59
72
49
73
48
87
89
30
29
92
90
32
88
31
91
38
37
39
84
83
34
33
82
64
35
41
80
42
79
57
60
100
21
99
26
95
27
7
114
8
113
9
112
10
111
110
12
13
108
14
107
15
106
16
105
18
103
19
102
20
101
22
94
24
97
25
96
120
119
70
68
67
66
55
54
53
51
50
2
74
47
76
45
77
44
78
43
118
117
115
109
104
98
93
86
81
75
69
63
58
52
46
40
36
28
23
17
11
6
4
3
56
71
61
BI
A
A
B
B
SPI
_
SEL
_
A_
N
CL
KO
UT
NC
NC
GN
D
GN
D
VI
O
GN
D
PAR_
D
22
PAR_
D
20
PAR_
D
18
PAR_
D
16
PAR_
D
15
GN
D
PAR_
D
12
PAR_
D
10
PAR_
D
8
PAR_
D
6
GN
D
PAR_
D
4
PAR_
D
2
PAR_
D
0
PAR
_W
R_
N
PAR_
INT
GN
D
PAR_
A
2
PAR_
A
0
PAR_
F
S2
P
A
R
_C
LK
GN
D
SPO
RT_
R
SC
LK
SPO
RT
_D
R0
SPO
RT_
R
FS
SPO
RT_
TFS
SPO
RT_
D
T0
SPO
RT_
T
SC
LK
GN
D
SPI
_
M
O
SI
SPI
_
M
ISO
S
P
I_C
LK
GN
D
SDA_
0
SCL
_
0
GP
IO1
GP
IO3
GP
IO5
GN
D
GP
IO7
TM
R
_B
TM
R
_
D
NC
GN
D
NC
NC
NC
W
AKE_
N
SL
EEP_
N
GN
D
UA
R
T
_T
X
BM
O
D
E1
RESET_
IN
_N
UART
_
R
X
GN
D
RESET_
O
UT_
N
EEPRO
M
_A
0
NC
NC
NC
GN
D
NC
NC
TM
R
_
C
TM
R
_
A
GP
IO6
GN
D
GP
IO4
GP
IO2
GP
IO0
S
C
L_1
SDA_
1
GN
D
SPI
_SEL
1
/SPI
_
SS_
N
SPI
_SEL
_
C
_
N
SPI
_SEL
_
B_
N
GN
D
S
E
R
IA
L
_IN
T
SPI
_D
3
SPI
_D
2
SPO
RT_
D
T1
SPO
RT
_
DR1
SPO
RT
_
T
DV1
SPO
RT
_
T
DV0
GN
D
PAR_
F
S1
PAR_
F
S3
PAR_
A
1
PAR_
A
3
GN
D
PAR_
C
S_
N
PAR_
RD_
N
PAR_
D
1
PAR_
D
3
PAR_
D
5
GN
D
PAR_
D
7
PAR_
D
9
P
A
R
_D
11
P
A
R
_D
13
P
A
R
_D
14
GN
D
P
A
R
_D
17
P
A
R
_D
19
P
A
R
_D
21
P
A
R
_D
23
GN
D
USB_
VBUS
GN
D
GN
D
NC
VI
N
OU
T
IN
VCC
WP
SCL
SDA
VSS
A2
A1
A0
A
B
A
B
OU
T
IN
BI
OU
T
OU
T
OU
T
OU
T
IN
BI
BI
OU
T
IN
IN
1k
Ω
A
B
BI
IN
BI
IN
IN
1k
Ω
OU
T
IN
OU
T
IN
OU
T
IN
OU
T
IN
OU
T
IN
OU
T
IN
OU
T
IN
OU
T
IN
OU
T
IN
OU
T
IN
OU
T
IN
0
Ω
0
Ω
0
Ω
0
Ω
0
Ω
0
Ω
0
Ω
A
B
IN
OU
T
IN
OU
T
17332
-01
8
) Board Connections, Address Pins, LDAC Pins, and RESET Pins