background image

UG-883 

ADP1974-EVALZ User Guide 

 

Rev. 0 | Page 4 of 12 

EVALUATION BOARD SETUP PROCEDURES 

The 

ADP1974-EVALZ

 has many features that are customizable 

via the resistors and capacitors on the evaluation board. Other 
features are observable by adjusting the voltages applied to several 
of the pins. Most features can be initially observed without making 
any physical changes to the board, with the exception of R

S

. If 

no R

S

 is added, CL must be shorted to GND for most tests. If 

testing the current-limit functionality, R

S

 must be mounted to 

the evaluation board. The steps in the following sections describe 
how to use the 

ADP1974-EVALZ

 evaluation board.  

QUICK START STEPS 

To begin using the evaluation board, connect the external 
equipment as described in the following sections. 

GNDx Test Loop 

The GND1 and GND2 test loops are the power ground 
connection for the device via the GND pin and the external 
bypass capacitors. Connect the ground connections from the 
external equipment to this bus. 

VIN Test Loop 

Connect an external power supply from to VIN to GND1 or 
GND2. The VIN test loop connects the positive input supply 
voltage to the VIN pin. Connect the power supply to this bus 
and keep the wires as short as possible to minimize the EMI 
transmission. 

EN Test Bus 

The EN test bus is used to enable/disable the 

ADP1974

 via  

the EN pin. Use one of the following methods to control the 

ADP1974

. Do not leave the EN pin floating. 

 

Use a jumper to connect the top two pins of the EN test 
bus. This jumper connects EN to VIN and enables the 

ADP1974

 (see Figure 2). 

PLACE

JUMPER

HERE

13517-

002

 

Figure 2. Enabled Jumper Position 

 

Use a jumper to connect the bottom two pins of the EN test 
bus. This jumper connects EN to GND and disables the 

ADP1974

 (see Figure 3). 

PLACE

JUMPER

HERE

13517-

003

 

Figure 3. Disabled Jumper Position 

 

Alternatively, connect a voltage between 0 V and 60 V to 
the center pin of the EN test bus for independent control of 
the EN pin voltage (see Figure 4). The 

ADP1974

 is enabled 

when V

EN

 ≥ 1.25 V (typical). 

CONNECT

EXTERNAL

SIGNAL

HERE

13517-

004

 

Figure 4. EN Pin Direct Connection 

VREG Test Point 

Connect a multimeter from VREG to GNDx. When V

EN

 ≥ 

1.25 V (typical), VREG rises to 5 V (typical). 

MODE Test Bus 

The MODE test bus is used to set the 

ADP1974

 in buck or 

boost mode. Do not leave the MODE pin floating. 
The state of the MODE pin can only be changed when the 

ADP1974

 is disabled via the EN pin or disabled due to a fault 

condition. 

 

Use a jumper to connect the top two pins of the MODE 
bus. This jumper connects MODE to VREG and places  
the 

ADP1974

 in buck/charge mode (see Figure 5). 

PLACE

JUMPER

HERE

13517-

005

 

Figure 5. Enabled Jumper Position  

 

Use a jumper to connect the bottom two pins of the MODE 
test bus. This jumper connects MODE to GND and places 
the 

ADP1974

 in boost/recycle mode (see Figure 6). 

PLACE

JUMPER

HERE

13517-

006

 

Figure 6. Disabled Jumper Position  

 

Alternatively, connect a voltage between 0 V and 5.5 V 
to the center pin of the MODE test bus for independent 
control of the MODE pin voltage (see Figure 7). The 
MODE pin is logic high when V

MODE

 ≥ 1.20 V (typical). 

CONNECT

EXTERNAL

SIGNAL

HERE

13517-

007

 

Figure 7. MODE Pin Direct Connection  

 

Содержание ADP1974-EVALZ

Страница 1: ...ne Frequently asked questions FAQs and troubleshooting GENERAL DESCRIPTION The ADP1974 EVALZ is an open loop evaluation board that can be used to test the features of the ADP1974 The ADP1974 is a cons...

Страница 2: ...Loop Evaluation 3 Evaluation Board Setup Procedures 4 Quick Start Steps 4 Adjusting the ADP1974 EVALZ Components for a Specific Application 5 Application Specific ADP1974 Control 7 Evaluation Board H...

Страница 3: ...EXTERNAL EQUIPMENT AND SYSTEM GROUND POWER SUPPLY VIN 6V TO 60V POWER SUPPLY VFAULT 6V TO 60V POWER SUPPLY VCOMP 0V TO 5V GROUND CONNECTION FOR EXTERNAL EQUIPMENT AND SYSTEM GROUND 13517 001 CONNECT A...

Страница 4: ...test bus This jumper connects EN to VIN and enables the ADP1974 see Figure 2 PLACE JUMPER HERE 13517 002 Figure 2 Enabled Jumper Position Use a jumper to connect the bottom two pins of the EN test bus...

Страница 5: ...wave is visible on the DL pin A complementary square wave is visible on the DH pin 0 5V 4 5V 2 5V BOOST MODE CONFIGURATION MODE 1 05V TYPICAL VSCFG 4 53V TYPICAL COMP 0V DH DL 0V INTERNAL RAMP 4V p p...

Страница 6: ...to a frequency slightly lower than that of the master device to allow the digital synchronization loop of the ADP1974 to synchronize to the master clock period The slave device can synchronize to a ma...

Страница 7: ...20 A typical RCL 20 k The ADP1974 is designed so that the peak current limit is the same in both the buck mode and boost mode of operation A tolerance of 1 or better for the RCL and RS resistors is re...

Страница 8: ...onfigured as an input 1 VIN can also be used to supply VEN and VMODE via jumper connections Alternatively EN and MODE can be powered with separate power supplies 2 When used with the AD8450 the FAULT...

Страница 9: ...8 15 13 14 16 12 11 10 9 RDL CDL CVREG CSYNC RSYNC RDH CDH 1 2 DH DL DH CL DT VREG VREG VIN EN MODE SYNC FAULT SCFG FREQ DMAX SS COMP GND DL DLR DHR VIN EN MODE ADP1974 SYNC FAULT COMP CL CVIN1 CDMAX...

Страница 10: ...UT 13514 016 13517 018 Figure 18 ADP1974 Evaluation Board PCB Top Layer 13517 019 Figure 19 ADP1974 Evaluation Board PCB Inner Layer 2 13517 020 Figure 20 ADP1974 Evaluation Board PCB Inner Layer 1 13...

Страница 11: ...resistor 20 k 0805 1 Vishay Dale CRCW080520K0FKEA 1 RS Current limit set resistor Open 1 RSCFG Synchronization pin control resistor Open 3 CSCFG CDMAX CDT SCFG DMAX and DT pin bypass capacitors 47 pF...

Страница 12: ...party for any reason Upon discontinuation of use of the Evaluation Board or termination of this Agreement Customer agrees to promptly return the Evaluation Board to ADI ADDITIONAL RESTRICTIONS Custome...

Отзывы: