
AXM-VFX-EDK User’s Manual Mezzanine Board
___________________________________________________________________
________________________________________________________________________
Acromag, Inc. Tel:248-295-0310 Fax:248-624-9234 Email:[email protected] http://www.acromag.com
13
Digital Input/Output Registers (Read/Write) –
(P 800CH)
Digital CMOS input/output channels may be individually accessed via
this register at the carrier P 800CH. This includes twelve auxiliary
LVTTL I/O on the AXM-VFX-EDK module. Channel input signal levels are
determined by reading this register. Likewise, channel output signal levels
are set by writing to this register. The data bits are mapped according to the
following table. Note that the data direction, input or output, must first be set
via the Digital Direction register at PCIBAR2 plus 8008H.
Model
Digital I/O Register Mapping
D15 D14 D13 D12 D11 D10 D9 D8
VFX-EDK
Not Used
Not Used
Not Used
Not Used
AUX 11
AUX 10
AUX 9
AUX 8
D7 D6 D5 D4 D3 D2 D1 D0
VFX-EDK
AUX 7
AUX 6
AUX 5
AUX 4
AUX 3
AUX 2
AUX 1
AUX 0
Channel read/write operations use 8-bit, 16-bit, or 32-bit data transfers
with the lower ordered bits corresponding to the lower-numbered channels
for the register of interest. All input/output channels are configured as inputs
following a power-on or software reset. Data-bits 16 through 31 are not
used and will return 0 when read.
Digital Direction Control Register (Read/Write) –
(P 8010H)
The data direction (input or output) of the digital channels is selected via
this register at the carrier P 8010H. This includes twelve auxiliary
LVTTL I/O on the AXM-VFX-EDK module. The direction of each channel is
controlled by its corresponding data bit. The register mapping is the same
as the Digital I/O Register. Data-bits 13 through 31 are not used and will
return 0 when read.
Independent channel direction control is provided for each digital
channel. Setting a bit low configures the corresponding channel data
direction for input. Setting the control bit high configures the corresponding
channel data direction for output.
The default power-up state of these registers is logic low. Thus, all
channels are configured as inputs following system reset or power-up.
Reading or writing to this register is possible via 32-bit, 16-bit or 8-bit data
transfers.
DIGITAL
INPUT/OUTPUT
REGISTERS
DIGITAL
INPUT/OUTPUT
REGISTERS