I.L. 40-386.3
3-8
(10/94)
NOTE:
T2Ø Time and T2G Time are separate timers; they can have differ-
ent time settings.
b.
Zone3 timer (T3Ø and T3G Time) settings would be similar to the above. For example, if
T3 of 0.8 seconds is required, then the phase and ground Zone3 timers should be set as
follows:
T3Ø Time = 0.8 seconds and T3G Time = 0.8 seconds
NOTE:
T3Ø Time and T3G Time are separate timers; they can have differ-
ent time settings.
c.
For Out-of-Step Block (OS Block), if applied, the OS Block OSB Override Timer Setting
(OSOT) is determined by the power system operation. Its range is 400 to 4000 ms, in 16
ms steps.
d.
For the REL 302 blocking system only, the channel coordination timer setting (Blk Time) is
based on the following application criteria:
Blk Time
> (Slowest remote carrier start time + channel time + margin) - (the fastest
local 21P/21NP pickup time)
Where channel time includes the transmitter and receiver times, and the times
which occur between these devices, e.g., wave propagation, interfacing relays, etc.
For REL 302:
fastest 21P/21NP pickup time=14 ms
slowest carrier start time=4 ms
suggested margin time=2 ms
For example, the REL 302 channel coordination timer should be determined as
shown below, if the channel time is 3 ms.
Blk Time
= (4 + 3 + 2) - 14= -5
i.e., set
Blk Time
= 0
3.3.
REQUIRED SETTINGS APPLICATION
The following settings are determined by the application. They do not require calcula-
tion.
3.3.1
Oscillographic Data (OSC Data) Capture Setting
The OSC setting is for selecting one of the 4 ways (TRIP/Z2TR/Z2Z3/
∆
I
∆
V) to initiate
the oscillographic data taken, where:
TRIP – data taken only if trip action occurs.
Z2TR – data taken if Zone2 units pick up, or any trip action occurs.
Z2Z3 – data taken if Zone2 or Zone3 units pick up, or any trip action occurs.
∆
I
∆
V – data taken if
∆
I,
∆
V, Zone2 or Zone3 units pick up, or any trip action occurs.
Содержание REL 301
Страница 1: ......
Страница 8: ......
Страница 17: ...I L 40 386 3 1 10 10 94 2682F39 Sheet 1 of 2 Sub 2 Figure 1 2 REL 301 302 Layout Vertical...
Страница 18: ...I L 40 386 3 10 94 1 11 2682F39 Sheet 2 of 2 Sub 2 Figure 1 3 REL 301 302 Layout Horizontal...
Страница 19: ......
Страница 20: ......
Страница 44: ......
Страница 46: ......
Страница 48: ......
Страница 49: ......
Страница 51: ......
Страница 53: ......
Страница 54: ......
Страница 55: ......
Страница 56: ......
Страница 57: ......
Страница 60: ......
Страница 61: ...I L 40 386 3 2 40 10 94 1501B84 Sub 6 Figure 2 31 Reversible Zone3 Phase and Ground Reverse Block Logic...
Страница 62: ...I L 40 386 3 10 94 2 41 Figure 2 32 CO 2 Curve Characteristics 619596 Sub 2...
Страница 63: ...I L 40 386 3 2 42 10 94 Figure 2 33 CO 5 Curve Characteristic 619597 Sub 2...
Страница 64: ...I L 40 386 3 10 94 2 43 Figure 2 34 CO 6 Curve Characteristic 619598 Sub 2...
Страница 65: ...I L 40 386 3 2 44 10 94 Figure 2 35 CO 7 Curve Characteristic 619599 Sub 2...
Страница 66: ...I L 40 386 3 10 94 2 45 Figure 2 36 CO 8 Curve Characteristic 619600 Sub 2...
Страница 67: ...I L 40 386 3 2 46 10 94 Figure 2 37 CO 9 Curve Characteristic 619601 Sub 2...
Страница 68: ...I L 40 386 3 10 94 2 47 Figure 2 38 CO 11 Curve Characteristic 619602 Sub 2...
Страница 126: ...I L 40 386 3 10 94 5 19 Figure 5 3 Microprocessor Module JP6 JP5 JP3 JP4 Clock Battery 1613C55 Sheet 3 of 3 Sub 6...