I.L. 40-386.3
2-4
(10/94)
A two-out-of-three “leading phase blocking” logic is included for solving the overreach
problem of the single-phase ground distance units, which may respond to a two
phase-to-ground (ØØG) fault.
The high-speed trip (HST) signal also is connected to the reclosing initiation logic.
Both Zone1 phase and Zone1 ground function(s) can be disabled by setting the
Zone1Ø and/or Zone1G to the (OUT) setting choice. Zone1 trip can be delayed with
the setting T1 Timer. The delay time is up to 5 cycles. Normally, this timer is set to Ø.
2.3.2
Zone2 Trip
For Zone2 phase faults, the Zone2Ø unit will see the faults and operate the Zone2
phase timer. The timer limit denoted T2P in Figure 2-6 can be selected to be either a
definite time T2Ø time or an inverse time (CO type) characteristic (settings T2ØCV,
T2Ø PkUp and TØ TC). Zone2 Ø output plus the T2P timer output satisfy AND-18 as
shown in
Figure 2-6
.
Similar operation occurs for Zone2 single-phase-to-ground faults. The Zone2G unit
sees the fault and operates. This, plus the operation of the IOM, FDOG and T2G (Def-
inite Time
T2G Time
or inverse time (CO) characteristic) satisfy AND-19, and provide
the TDT signal via OR-3 with Zone2 ground time delay trip indicator.
The single-phase ground distance units may respond to a ØØG fault. The output of
the Zone2G unit plus the operation of the ØØ selection will trip the Zone2 Ø via OR-
157, T2Ø time and AND-18. Leading phase blocking is unnecessary for an overreach
Zone device.
The TDT signal can be connected to the reclosing block logic. The settings for Zone2
timers (phase and ground units) are independent, as follows:
For Zone2 phase and ground:
All phase and ground settings are independent of one another.
If T2ø type and/or T2G Type was selected as Definite Time:
Table 3:
T2ø Type and T2G
Type
Blocked
Definite Time
Torque Control (may be
Inverse Time)
Table 4:
T2ø Time and
T2G Time
0.10 to 2.99 seconds
0.10 to 2.99 seconds
Содержание REL 301
Страница 1: ......
Страница 8: ......
Страница 17: ...I L 40 386 3 1 10 10 94 2682F39 Sheet 1 of 2 Sub 2 Figure 1 2 REL 301 302 Layout Vertical...
Страница 18: ...I L 40 386 3 10 94 1 11 2682F39 Sheet 2 of 2 Sub 2 Figure 1 3 REL 301 302 Layout Horizontal...
Страница 19: ......
Страница 20: ......
Страница 44: ......
Страница 46: ......
Страница 48: ......
Страница 49: ......
Страница 51: ......
Страница 53: ......
Страница 54: ......
Страница 55: ......
Страница 56: ......
Страница 57: ......
Страница 60: ......
Страница 61: ...I L 40 386 3 2 40 10 94 1501B84 Sub 6 Figure 2 31 Reversible Zone3 Phase and Ground Reverse Block Logic...
Страница 62: ...I L 40 386 3 10 94 2 41 Figure 2 32 CO 2 Curve Characteristics 619596 Sub 2...
Страница 63: ...I L 40 386 3 2 42 10 94 Figure 2 33 CO 5 Curve Characteristic 619597 Sub 2...
Страница 64: ...I L 40 386 3 10 94 2 43 Figure 2 34 CO 6 Curve Characteristic 619598 Sub 2...
Страница 65: ...I L 40 386 3 2 44 10 94 Figure 2 35 CO 7 Curve Characteristic 619599 Sub 2...
Страница 66: ...I L 40 386 3 10 94 2 45 Figure 2 36 CO 8 Curve Characteristic 619600 Sub 2...
Страница 67: ...I L 40 386 3 2 46 10 94 Figure 2 37 CO 9 Curve Characteristic 619601 Sub 2...
Страница 68: ...I L 40 386 3 10 94 2 47 Figure 2 38 CO 11 Curve Characteristic 619602 Sub 2...
Страница 126: ...I L 40 386 3 10 94 5 19 Figure 5 3 Microprocessor Module JP6 JP5 JP3 JP4 Clock Battery 1613C55 Sheet 3 of 3 Sub 6...