background image

UM020205-0908

 

   

         Schematics

ZNEO

®

 Z16F Series Development Kit

User Manual

12

Schematics

Figure 3

 through  

Figure 6

 on page 15 display the schematics for the ZNEO Z16F Series Development Kit.

Figure 3. ZNEO Z16F Series MCU Development Kit

PA0
PA1
PA2

PA7

PA3
PA4
PA5

-DIS_232

-DIS_IrDA

RXD1

nCTS1

PA6

-RESET

PA6

ANA_M[2:0]

PA3

PK[7:0]

-DIS_IrDA

ANA[11:10]

A[23:0]

-DIS_232

RXD1

TXD1

PC[7:0]

-RESET

nCTS1

PA7

ANA[7:0]

D[15:0]

PA5

PA4

PA2

TXD1

Rev C: Swapped ANA 8 and ANA 9 on MCU page and MDS interface page

POWER&COMMUNICATIONS

POWER&COMMUNICATIONS

PA4_RXD0

PA1_T0OUT

PA0_T0IN

-DIS_IRDA

PC0_T1IN

-DIS_232

PA2_DE0

PA3_CTS0

PA5_TXD0

PA7_SDA

-RESET

TXD1

RXD1

A1

FAB

A1

FAB

MCU

MCU

PK[7:0]

D[15:0]

TXD1

A[23:0]

RXD1

ANA_M[2:0]

ANA[11:10]

-WR

nCTS1

PC[7:0]

PWML1

PWML2

ANA[7:0]

PWMH1

ANA_8

DE1

PWMH2

ANA_9

-RD

-MC_EN

PA5

PA7

PA0
PA1
PA2

PA3
PA4

-XM_EN

PA6

VREF

PC0_T1IN

-RESET

MDS INTERFACE

MDS_INTERFACE

-DIS_IrDA

-DIS_232

PK[7:0]

D[15:0]

A[23:0]

-WR

PC[7:0]

-RD

ANA_M[2:0]
ANA[11:10]

ANA[7:0]

PWML1
PWMH1

PWML2
PWMH2

PA2
PA3
PA4
PA5
PA6
PA7

TXD1

RXD1

ANA8
ANA9

nCTS1

VREF

-RESET

-MC_EN
-XM_EN

DE1

Title

Size

Document Number

Rev

Date:

Sheet

of

96C0999-001

C

Z8F1285 Evaluation Module. Schematic.

B

1

4

Thursday, March 02, 2006

Title

Size

Rev

Date:

Sheet

of

96C0999-001

C

Z8F1285 Evaluation Module. Schematic.

B

1

4

Thursday, March 02, 2006

Title

Size

Rev

Date:

Sheet

of

96C0999-001

C

B

1

4

Thursday, March 02, 2006

TOP

Z16F2811

Summary of Contents for ZNEO Z16F Series

Page 1: ...Copyright 2008 by Zilog Inc All rights reserved www zilog com ZNEO Z16F Series Development Kit User Manual UM020205 0908 Z16F2800100ZCOG...

Page 2: ...form can be reasonably expected to cause the failure of the life support device or system or to affect its safety or effectiveness Document Disclaimer 2008 by Zilog Inc All rights reserved Information...

Page 3: ...fer to the corresponding pages and appropriate links in the table below Date Revision Level Description Page No September 2008 05 Updated Introduction section 1 September 2007 04 Updated Title Schemat...

Page 4: ...duction 1 Safeguards 1 Installation 1 ZNEO Z16F Series Development Board 2 Introduction 2 Features 3 Development Kit Block Diagram 4 ZNEO MEMORY LAYOUT 5 MCU 7 UART with IrDA ENDEC 9 Switches and LEDs...

Page 5: ...anual acquaints you with the ZNEO Z16F Series MCU Development Kit and provides instructions on setting up and using the tools to start building designs and applications Z16F2811AL20SG is the silicon u...

Page 6: ...Development Board Introduction The ZNEO Z16F Series development board is a development and proto typing board for the ZNEO Z16F Series MCU The board allows you to evaluate the features of ZNEO Z16F S...

Page 7: ...l RAM 3 LEDs RS 232 interface On Chip Debugger interface IrDA transceiver Electrical and mechanical compatibility with Zilog Modular Develop ment System MDS architecture One RESET pushbutton S1 Two SP...

Page 8: ...Z16F Series development kit Figure 2 ZNEO Z16F Series Development Kit Block Diagram Z8F1285 128KB FLASH 4KB SRAM 12 channel ADC 3 channel PWM FLASH 1 M x 16 CS0 SRAM 256 K x 16 CS1 IrDA External GPIO...

Page 9: ...he external memory is optional Every address space is defined as a specific range of addresses located at a given place in the framework of the unified 24 bit address space and the address ranges of t...

Page 10: ...he total extent of this space is device dependent For example a device equipped with 4 K of RAM has internal RAM starting at address FF_B000H and ending at address FF_BFFFH Since internal RAM is acces...

Page 11: ...in the range of both the CS0 and CS1 signals In this case the ZNEO CPU uses a chip select priority scheme It asserts only a single chip select with the highest priority among those that contain the a...

Page 12: ...ection to external data memory and peripherals with 6 chip selects with Programmable Wait states 24 bit address bus supports up to 16 MB Selectable 8 bit or 16 bit data bus widths Programmable Chip Se...

Page 13: ...3 6 V operating voltage with 5 V tolerant inputs 0 C to 70 C standard temperature 40 C to 105 C extended temperature and 40 C to 125 C automotive operating ranges For more information refer to ZNEO Z1...

Page 14: ...witch S2 connected to the chip port PA7_SDA SPST switch S3 connected to the chip port PC0_T1IN Potentiometer R10 is reserved for future use Jumper Settings Table 2 provides information on the shunt st...

Page 15: ...P1 JP2 and JP4 are provided in Schematics on page 12 J3 IN IrDA interface disabled X J6 OUT 8 bit MDS interface disabled X J6 IN 8 bit MDS interface enabled J7 OUT External Flash Write Protect disable...

Page 16: ...2 PA2_DE0 PA3_CTS0 PA5_TXD0 PA7_SDA RESET TXD1 RXD1 A1 FAB A1 FAB MCU MCU PK 7 0 D 15 0 TXD1 A 23 0 RXD1 ANA_M 2 0 ANA 11 10 WR nCTS1 PC 7 0 PWML1 PWML2 ANA 7 0 PWMH1 ANA_8 DE1 PWMH2 ANA_9 RD MC_EN PA...

Page 17: ...eet of 96C0999 001 C Z8F1285 Evaluation Module Schematic B 2 4 Monday May 08 2006 Title Size Document Number Rev Date Sheet of 96C0999 001 C Z8F1285 Evaluation Module Schematic B 2 4 Monday May 08 200...

Page 18: ...2006 Title Size Rev Date Sheet of 96C0999 001 C Z8F1285 Evaluation Module Schematic B 3 4 Monday May 08 2006 Title Size Rev Date Sheet of 96C0999 001 C Z8F1285 Evaluation Module Schematic B 3 4 Monday...

Page 19: ...ON DC P1 CON DC 2 3 1 R15 10K R15 10K U4E SN74LVC04 U4E SN74LVC04 11 10 14 7 TP1 TP1 1 2 3 S3 EG1218 S3 EG1218 D1 GREEN D1 GREEN 2 1 P2 DB9 Female P2 DB9 Female 5 9 4 8 3 7 2 6 1 C49 10uF C49 10uF C48...

Page 20: ...answers to technical questions about the product documentation or any other issues with Zilog s offerings please visit Zilog s Knowledge Base at http www zilog com kb For any comments detail technica...

Page 21: ...Mouser Electronics Authorized Distributor Click to View Pricing Inventory Delivery Lifecycle Information ZiLOG Z16F2800100ZCOG...

Reviews: