XESS XSV, Manual, Page: 7 / 50

6
n RAMDAC with a 256-entry, 24-bit colormap that is used by the FPGA to output video
to a VGA monitor.
n Stereo codec that lets the FPGA digitize and generate 0-50 KHz audio signals with up
to 20 bits of resolution.
n 10BASE-T/100BASE-TX Ethernet PHY that allows the FPGA to access a LAN at up
to 100 Mbps.
n Two expansion headers interface the FPGA to external circuitry through 76 general-
purpose I/Os.
n Four pushbuttons and one eight-position DIP switch provide general-purpose inputs to
the FPGA and CPLD.
n Two LED digits and one LED bargraph let the FPGA and CPLD display status
information.
n Mouse/keyboard PS/2 port gives the FPGA access to common PC input devices.
n Dual USB port provides the FPGA with two independent serial I/O channels with
bandwidths of 1.5 to 12 Mbps.
n Parallel/serial port interfaces let the CPLD send and receive data in a parallel or serial
format similar to a PC.
n Xchecker cable interface allows downloading and readback of the FPGA
configuration.
n ATX power connector or 9 VDC power jack lets the XSV Board receive power from a
standard ATX power supply or a 9 VDC power supply.
The location of these resources are indicated in the simplified view of the XSV Board
shown below. Each of these resources will be described in the following section.