User Manual
Wildcat
Company confidential.
This document is the property of Xenics. It may not be reproduced
–
completely or partially
–
or passed to a third
party without written permission from Xenics.
Xenics nv
T +32 16 38 99 00
Doc Ref: ENG-2020-UMN001
Ambachtenlaan 44
F +32 16 38 99 01
Issue: R001
BE-3001 Leuven
Belgium
www.xenics.com
Date:
XF-104_03/20-12-2012
Page 50 of 58
9 Appendices
Register map
This appendix describes the registers, as they are used in the camera and the cores.
These registers are grouped into the following categories:
•
Acquisition and Trigger control registers
•
Pixel Processing and Correction control registers
•
Image Format control registers
•
Digital Output control registers
•
Sensor (Device) Control registers
•
File Access control registers/User Set control registers
•
Calibration Pack Set Control
Acquisition and trigger control registers
The base address for following registers is 0x5000_0000
Byte
Offset
Name
RW
Bits
Description
Default
value
0100h
AcquisitionSource
RW
31..0
Video source
1
Bits #
Function
0
Select video source
0: Internal pattern
1: Sensor
1
31..1
Do not use
