TYANO S7126, Manual

Page: 39 / 224

http://www.tyan.com
39

For MM, NM/FM ratio is between 1:4 and 1:16. (NM=Near Memory;
FM=Far Memory)

Matrix targets configs for optimized PMem to DDR4 cache ratio in MM
mode

For a bring-up purpose, (1 DDR4 and 1 PMem) per socket or (2DDR4 and
1PMem) per socket are allowed for Power-on/Debug, which is not part of
volume validation.

Reference platform mechanically can’t support PMem configs with PMem
in the outside slot adjacent to the other

Mirroring only applies to 1LM mode

SNC and Hemi/UBS apply only to 1LM, MM volatile region

Note #2 - Intel
®
Optane
TM
PMem 200 series ADx1 (non-interleave) supports
fall-back to each 8+x configs with Intel
®
Optane
TM
PMem 200 series failure.

For two DIMM per channel configurations, the platform requires DIMMs
within a channel to be populated starting with the DIMMs farthest from the
processor in a “fill-farthest” approach. Always populate DIMMs with the
maximum number of ranks in the farthest DIMM slot, followed by the
nearest DIMM slot. Lastly, always populated DDR4 in the farthest DIMM
slot, then populate the Intel
®
Optane
TM
PMem in the nearest DIMM slot.