Public Version
www.ti.com
Display Subsystem Register Manual
Bits
Field Name
Description
Type
Reset
31:28
RESERVED
Write 0s for future compatibility.
RW
0x0
Reads returns 0.
27:24
WINDOW_SYNC
Number of TxByteClkHS clock cycles for the synchronization
RW
0x0
window. An interrupt for synchronization lost is generated when the
received synchronization on video port is not inside the window. The
DSI protocol engine does not change its own timings if the synch is
inside the window. The valid values are from 0 to 15.
23:16
VSA
Defines the vertical Sync active period used in video mode in
RW
0x00
number of lines.
The supported values are from 0 to 255 It is used to generate the
short packet for End of Vertical synchronization.
15:8
VFP
Defines the vertical front porch used in video mode in number of
RW
0x00
lines.
The supported values are from 0 to 255
7:0
VBP
Defines the vertical back porch used in video mode in number of
RW
0x00
lines.
The supported values are from 0 to 255
Table 7-395. Register Call Summary for Register DSI_VM_TIMING2
Display Subsystem Environment
•
Video Port Used for Video Mode
Display Subsystem Basic Programming Model
•
Display Subsystem Use Cases and Tips
•
Configure DSI Timing and Virtual Channels
:
Display Subsystem Register Manual
•
DSI Protocol Engine Register Mapping Summary
Table 7-396. DSI_VM_TIMING3
Address Offset
0x0000 0068
Physical Address
0x4804 FC68
Instance
DSI_PROTOCOL_ENGINE
Description
VIDEO MODE TIMING REGISTER This register defines the video mode timing.
Type
RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10
9
8
7
6
5
4
3
2
1
0
TL
VACT
Bits
Field Name
Description
Type
Reset
31:16
TL
Defines the number of length of the line in video mode in number of
RW
0x0000
byte clock cycles (TxByteClkHS)
The supported values are from 0 to 8192. The values from 8193 to
65535 are not supported.
15:0
VACT
Defines the number of active lines used in video mode.
RW
0x0000
The supported values are from 0 to 65535
Table 7-397. Register Call Summary for Register DSI_VM_TIMING3
Display Subsystem Environment
•
Video Port Used for Video Mode
Display Subsystem Basic Programming Model
•
Display Subsystem Use Cases and Tips
•
Configure DSI Timing and Virtual Channels
:
Display Subsystem Register Manual
•
DSI Protocol Engine Register Mapping Summary
1933
SWPU177N – December 2009 – Revised November 2010
Display Subsystem
Copyright © 2009–2010, Texas Instruments Incorporated