Texas Instruments OMAP36 Series, Technical Reference Manual, Page: 1876 / 3738

Public Version
Display Subsystem Register Manual
www.ti.com
Table 7-267. Register Call Summary for Register RFBI_CONFIGi
Display Subsystem Environment
• Parallel Interface in RFBI Mode (MIPI DBI Protocol) : [0]
Display Subsystem Functional Description
• Output Parallel Modes : [1]
• Read/Write : [2] [3]
Display Subsystem Basic Programming Model
• ITE Bit : [4] [5]
• Number of Pixels to Transfer : [6] [7] [8] [9] [10]
• Parallel Mode : [11]
• Cycle Format : [12]
• Unused Bits : [13]
• RFBI Timings : [14]
• RFBI State-Machine : [15] [16]
• RFBI Configuration Flow Charts : [17] [18] [19]
Display Subsystem Register Manual
• RFBI Register Mapping Summary : [20]
Table 7-268. RFBI_ONOFF_TIMEi
Address Offset 0x64+ (i* 0x18) Index i = 0 to 1
Physical address 0x4805 0864+ (i* 0x18) Instance RFBI
Description The control register allows configuration of the RFBI timing.
Type RW
31 30 29 28 27 26 25 24 23 22 21 20 19 18 17 16 15 14 13 12 11 10 9 8 7 6 5 4 3 2 1 0
REOFFTIME REONTIME WEOFFTIME WEONTIME CSOFFTIME CSONTIME
Reserved
Bits Field Name Description Type Reset
31:30 Reserved Write 0s for future compatibility. RW 0x0
Read returns 0.
29:24 REOFFTIME Read Enable deassertion time from start access time RW 0x00
Number of L4Clk cycles
23:20 REONTIME Read Enable assertion time from start access time RW 0x0
Number of L4Clk cycles
19:14 WEOFFTIME Write Enable deassertion time from start access time RW 0x00
Number of L4Clk cycles
13:10 WEONTIME Write Enable assertion time from start access time RW 0x0
Number of L4Clk cycles
9:4 CSOFFTIME CS deassertion time from start access time RW 0x00
Number of L4Clk cycles
3:0 CSONTIME CS assertion time from start access time RW 0x0
Number of L4Clk cycles
Table 7-269. Register Call Summary for Register RFBI_ONOFF_TIMEi
Display Subsystem Environment
• Transaction Timing Diagrams : [0] [1] [2]
Display Subsystem Basic Programming Model
• RFBI Timings : [3] [4] [5] [6] [7] [8] [9] [10] [11] [12] [13] [14] [15] [16] [17]
Display Subsystem Register Manual
• RFBI Register Mapping Summary : [18]
1876Display Subsystem SWPU177N – December 2009 – Revised November 2010
Copyright © 2009–2010, Texas Instruments Incorporated