1
1
2
2
3
3
4
4
5
5
6
6
D
D
C
C
B
B
A
A
2
3
ChangeMe
6/11/2013
SV600875A1_2_LMP92066_Circuit.SchDoc
Sheet Title:
Size:
Mod. Date:
File:
Sheet:
of
B
http://www.ti.com
Contact:
http://www.ti.com/support
LMP92066 EVM
Project Title:
Designed for:
Public Release
Assembly Variant:
[No Variations]
© Texas Instruments
2013
Drawn By:
Engineer:
Not shown in title block
Tom D omanski
Texas I nstruments and/or its licensors do not warrant the accuracy or completeness of this specification or any information contained therein. Texas I nstruments and/or its licensors do not
warrant that this design will meet the specifications, will be suitable for your application or fit for any particular purpose, or will operate in an implementation. Texas I nstruments and/or its
licensors do not warrant that the design is production worthy. You should completely validate and test your design implementation to confirm the system functionality for your application.
Unknown revision
SVN Rev:
SV600875
Number:
Rev:
A1
A1
7
DRVEN1
2
DAP
DAP
DAC1
14
DAC0
10
SCL
6
SDA
5
A0
8
FETDRV0
11
FETDRV1
13
V
D
D
16
V
IO
4
V
D
DB
15
DRVEN0
3
V
S
S
B
9
GND
D
1
GND
A
12
LMP92066
U1
LMP92066_contech
VDD
VDDB
VIO
DNI
R2
0
R3
0
R4
DNI
R1
GND
VIO
VIO
A1
DRVEN1
DRVEN0
FETDRV1
FETDRV0
DNI
C2
DNI
C3
GND
GND
GND
GND
GND
1
2
3
J7
VIO
GND
DAC1
A1
1
2
3
J8
VIO
GND
A0
1
2
3
J9
VIO
GND
1
2
3
J10
VIO
GND
DRVEN0
DRVEN1
ADDRESS SELECTORS
1
2
3
4
5
SUPPLY
1754494
VIO
VDDB
GND
TERMINAL BLOCK
10µF
C5
1µF
C6
1000pF
C7
VDD
GND
10µF
C8
1µF
C9
1000pF
C10
VDDB
GND
10µF
C11
1µF
C12
1000pF
C13
VIO
GND
10µF
C14
1µF
C15
1000pF
C16
VSSB
GND
GND
GND
1
2
3
4
5
6
7
8
9
10
11
12
13
14
J2
DNI
R6
DNI
R5
DNI
R8
DNI
R9
1.00k
R10
1.00k
R7
5P0
GND
1
2
3
J3
1
2
3
J5
1
2
3
J4
1
2
3
J6
VDD
5P0
3P3
VSSB
VSSB
OUTPUT DRIVE SELECTORS
SUPPLY SOURCE SELECTORS
1
3
5
6
4
2
7
9
10
8
12
11
14
13
16
15
18
20
22
24
26
28
30
17
19
21
23
25
27
29
J1
GND
DRVEN0_C
SDA
A0_C
5P0
DRVEN1_C
A1_C
3P3
SCL
SCL
SDA
A1_C
A1_C
A0_C
A0_C
DRVEN0_C
DRVEN0_C
DRVEN1_C
DRVEN1_C
SCL
GND
GND
GND
GND
3P3
5P0
GND
GND
A0
A0
A1
SDA
DAC0
GND
GND
GND
GND
GND
U2A_30
U2A_29
U2A_26
U2A_24
U2A_8
U2A_6
U2A_2
U2A_14
U2A_1
U2A_5
U2A_7
U2A_13
U2A_13
U2A_7
U2A_5
U2A_1
U2A_29
U2A_2
U2A_6
U2A_8
U2A_14
U2A_24
U2A_26
U2A_30
SH-J3_2-3
SH-J4_2-3
SH-J5_2-3
SH-J6_2-3
SH-J7_2-3
SH-J8_2-3
SH-J9_2-3
SH-J10_2-3
MECH
SUPPLY MATING CONNECTOR
1754504
10µF
C4
10µF
C1
Schematic
2
Schematic
Figure 11. LMP92066EVM Schematic
13
SNAU153 – MARCH 2014
LMP92066 Dual Temperature-Controlled DAC Evaluation Module
Copyright © 2014, Texas Instruments Incorporated