DocID022729 Rev 5
31/70
L6472
Functional description
70
6.15 Integrated
analog-to-digital converter
The L6472 integrates an N
ADC
bit ramp-compare analog-to-digital converter with a reference
voltage equal to VREG. The analog-to-digital converter input is available through the ADCIN
pin and the conversion result is available in the ADC_OUT register (see
). The sampling frequency is equal to the clock frequency divided by 512.
The ADC_OUT value can be used for the torque regulation or can remain at the user’s
disposal.
6.16
Internal voltage regulator
The L6472 device integrates a voltage regulator which generates a 3 V voltage starting from
motor power supply (VSA and VSB). In order to make the voltage regulator stable, at least
22 µF should be connected between the VREG pin and ground (the suggested value is 47
µF).
The internal voltage regulator can be used to supply the VDD pin in order to make the
device digital output range 3.3 V compatible (
). A digital output range 5 V
compatible can be obtained connecting the VDD pin to an external 5 V voltage source. In
both cases, a 10 µF capacitance should be connected to the VDD pin in order to obtain
a correct operation.
The internal voltage regulator is able to supply a current up to I
REG,MAX
, internal logic
consumption included (I
logic
). When the device is in standby mode the maximum current that
can be supplied is I
REG
,
STBY
, internal consumption included (I
logic
,
STBY
).
If an external 3.3 V regulated voltage is available, it can be applied to the VREG pin in order
to supply all the internal logic and avoid power dissipation of the internal 3 V voltage
regulator (
). The external voltage regulator should never sink current from the
VREG pin.
Figure 13. Internal 3 V linear regulator
7
3&(
7
%%
7
4"
7
4#
"(/%
%(/%
7
%%
P
$
*$
7
T
7
7
3&(
7
%%
7
4"
7
4#
"(/%
%(/%
*$
7
3&(
7
T
7
#"5
-PHJHTVQQMJFECZ
*/5&3/"-WPMUBHFSFHVMBUPS
-PHJHTVQQMJFECZ
&95&3/"-WPMUBHFSFHVMBUPS
