DocID022729 Rev 5
13/70
L6472
Electrical characteristics
70
I
IL
Low logic level input current
(5)
V
IN
= 0 V
-1
µA
V
OL
Low logic level output voltage
(6)
V
DD
= 3.3 V, I
OL
= 4 mA
0.3
V
V
DD
= 5 V, I
OL
= 4 mA
0.3
V
OH
High logic level output voltage
V
DD
= 3.3 V, I
OH
= 4 mA
2.4
V
V
DD
= 5 V, I
OH
= 4 mA
4.7
R
PU
R
PD
CS pull-up and STBY pull-down
resistors
CS = GND; STBY/RST = 5 V
335 430
565
k
I
logic
Internal logic supply current
3.3 V V
REG
externally supplied,
internal oscillator
3.7 4.3 mA
I
logic,STBY
Standby mode internal logic supply
current
3.3 V V
REG
externally supplied
2
2.5
µA
f
STCK
Step-clock input frequency
2
MHz
Internal oscillator and external oscillator driver
f
osc,i
Internal
oscillator
frequency
T
j
= 25 °C, V
REG
= 3.3 V
-3%
16
+3% MHz
f
osc,e
Programmable external oscillator
frequency
8 32
MHz
V
OSCOUTH
OSCOUT clock source high level
voltage
Internal oscillator 3.3 V V
REG
externally supplied; I
OSCOUT
= 4 mA
2.4 V
V
OSCOUTL
OSCOUT clock source low level
voltage
Internal oscillator 3.3 V V
REG
externally supplied; I
OSCOUT
= 4 mA
0.3 V
t
rOSCOUT
t
fOSCOUT
OSCOUT clock source rise and fall
time
Internal oscillator
20
ns
t
extosc
Internal to external oscillator
switching delay
3 ms
t
intosc
External to internal oscillator
switching delay
1.5 µs
SPI
f
CK,MAX
Maximum SPI clock frequency
(7)
5
MHz
t
rCK
t
fCK
SPI clock rise and fall time
C
L
= 30 pF
25
ns
t
hCK
t
lCK
SPI clock high and low time
75 ns
t
setCS
Chip select setup time
350 ns
t
holCS
Chip select hold time
10 ns
t
disCS
De-select
800 ns
t
setSDI
Data input setup time
25 ns
t
holSDI
Data input hold time
20 ns
t
enSDO
Data output enable time
38 ns
Table 5. Electrical characteristics (continued)
Symbol Parameter
Test
condition Min.
Typ.
Max.
Unit