![SRS Labs SIM960 Operation And Service Manual Download Page 45](http://html1.mh-extra.com/html/srs-labs/sim960/sim960_operation-and-service-manual_1354206045.webp)
3.4 Commands
3 – 19
Comm Error Status Enable
CESE(?) [
i,
]
{
j
}
Set (query) Comm Error Status Enable Register [bit
i
]
{
to
j
}
.
CESR 0
Example:
Instrument condition register
INCR? [
i
]
Query the instrument condition register [bit
i
].
The values of the bits in the instrument condition register are deter-
mined by the current (real-time) condition of the events defined in
the instrument status register (see Section 3.5.8).
Reading the instrument condition register does not a
ff
ect the register.
INCR?
Example:
16
Instrument status register
INSR? [
i
]
Query the instrument status register [bit
i
].
INSR?
Example:
16
Instrument status enable register
INSE(?) [
i
],
{
j
}
Set (query) the instrument status enable register [bit
i
]
{
to
j
}
.
INSE 16
Example:
A-to-D status register
ADSR? [
i
]
Query the analog to digital status register [bit
i
].
When new data become available from the A-to-D converter, the A-
to-D status register bit corresponding to the channel of the new data
is set (see Section 3.5.10).
ADSR?
Example:
15
A-to-D status enable register
ADSE(?) [
i
],
{
j
}
Set (query) the A-toD status enable register [bit
i
]
{
to
j
}
.
ADSE 2
Example:
SIM960 Analog PID Controller