![background image](http://html.mh-extra.com/html/sony/cdm74hf-dvbu101/cdm74hf-dvbu101_service-manual_420235076.webp)
HCD-GZR5D
76
Pin No.
Pin Name
I/O
Description
147
CKE
O
SDRAM clock enable signal output
148
DVSS
—
Ground
149
RA11
O
SDRAM address bus A11 output
150 to 155
RA9 to RA4
O
SDRAM address bus A9 to A4 output
156
DVDD3
—
Power supply (+3.3 V)
157
MUTE123
O
Mute signal output for Focus/Tracking/Sledding
158
MUTE
O
Mute signal output for Spindle motor
159
DDC_DA
I/O
HDMI DDC line data input/output
160
DVDD18
—
Power supply (+1.8 V)
161
DDC_CLK
O
HDMI DDC line clock output
162
HTPLG
I
HDMI HPD signal input
163
AGND3
—
Ground
164
EXT_RES
I
Ext. resistor connected terminal
165, 166
AVDD3
—
Power supply (+3.3 V)
167
EXT_CAP
I
Ext. capacitor connected terminal
168, 169
AGND3, AGND18
—
Ground
170
TXCN
O
HDMI TXD-clock output Not used. (Open)
171
TXCP
O
HDMI TXD-clock output Not used. (Open)
172
AVDD18
—
Power supply (+1.8 V)
173
TX0N
O
HDMI TXD-0 output Not used. (Open)
174
TX0P
O
HDMI TXD-0 output Not used. (Open)
175
AGND18
—
Power supply (+1.8 V)
176
TX1N
O
HDMI TXD-1 output Not used. (Open)
177
TX1P
O
HDMI TXD-1 output Not used. (Open)
178
AVDD18
—
Power supply (+1.8 V)
179
TX2N
O
HDMI TXD-2 output Not used. (Open)
180
TX2P
O
HDMI TXD-2 output Not used. (Open)
181
AGND18
—
Power supply (+1.8 V)
182
R/Cr/Pr
O
Video chroma R/Cr/Pr signal output Not used. (Open)
183
B/Cb/Pb
O
Video chroma B/Cb/Pb signal output Not used. (Open)
184
DACVSSA
—
Ground
185
Y/G
O
Video Y/chroma G signal output Not used. (Open)
186
DACVDDA
—
Power supply (+3.3 V)
187
CVBS
O
Video Composite signal output
188
DACVSSB
—
Ground
189
C
O
Video chroma signal output Not used. (Open)
190
DACVDDB
—
Power supply (+3.3 V)
191
Y
O
Video Y signal output Not used. (Open)
192
DACVSSC
—
Ground
193
FS
I
Full Scale Adjustment setting terminal
194
VREF
I
Reference Voltage input terminal
195
DACVDDC
—
Power supply (+3.3 V)
196
VBUS_OE
O
VBUS power control signal output
197
VBUS_OC
I
VBUS detect signal input
198
SCORE
I
SCORE signal input
199
DAC SDA
I
DIR MCK clock input
200
DAC SCL
I
DIR BCK clock input
201
SPLRCK
I
DIR LRCK clock input
202
SPDATA
I
Audio digital data input
203
ACLK
O
A/D converter and DAMP clock output
204
ABCK
O
A/D converter and DAMP BCK clock output
205
ALRCK
O
A/D converter and DAMP LRCK clock output
206
ADIN
I
A/D converter data input
207
DVDD3
—
Power supply (+3.3 V)
208
MIC
I
MIC detect status input
209
WIDE
O
WIDE select signal output
Summary of Contents for CDM74HF-DVBU101
Page 30: ...HCD GZR5D 30 MEMO ...
Page 101: ...MEMO HCD GZR5D 101 ...