7-5
I
I
O
O
I
O
O
O
O
O
I
O
O
O
O
O
—
—
O
I/O
I/O
I/O
I
I
I
I
I
—
I
O
TEI
TEZI
FOO
TRO
VREF
RFGC
TEBC
FMO
FVO
DMO
2VREF
SEL
FLGA
FLGB
FLGC
FLGD
VDD
VSS
IO0
XLOCK
IO2
IO3
/DMOUT
/CKSE
/DACT
/TESIN
TESIO1
VSS
PXI
PXO
41
42
43
44
45
46
47
48
49
50
51
52
53
54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
Tracking error signal input
Tracking error zero crossing signal input
Focus servo equalizer signal output
Tracking servo equalizer signal output
Reference voltage input (+2.1V)
RF amplitude control signal output. The three-value PWM signal is output
(PWM carrier = 88.2kHz)
Tracking balance control signal output. The three-value PWM signal is output
(PWM carrier : 88.2kHz)
Feed motor equalizer signal output. The three-value PWM signal is output
(PWM carrier : 88.2kHz)
Speed error signal or Field search EQ output. The three-value PWM signal is output
(PWM carrier = 88.2kHz) (Not used)
Disc equalizer signal output. The three-value PWM signal is output (PWM carrier : 88.2kHz)
Reference voltage input (+4.2V)
APC circuit ON/OFF signal output.
“Hi-Z” is output when UHS = “L” at laser ON, or “H” is output when UHS = “H”
External flag output for internal signal monitoring.
TEZC, /FOON, /FOK or RFZC signal is selectable by command
External flag output for internal signal monitoring.
TRON, /FOON, /DMON or RFZC signal is selectable by command
External flag output for internal signal monitoring.
TRON, /TSSR, /FOK or /SRCH signal is selectable by command
External flag output for internal signal monitoring.
TRON, /DMON, /HYS or /SHC signal is selectable by command
+5V power supply
Ground
RF equalizer control signal output
PLL LOCK “L” PLL UNLOCK “H”
Not used
Not used
This pins sets field equalizer binary PWM output mode from pins 100 and 101,ans also
sets disc equalizer binary PWM output mode from pins 102 and 103 “L”: active
(Not used)
Crystal selection pin “H”: 16.934MHz, “L”: 33.8688MHz (Fixed at “L”)
Test pin (Not used)
Test pin (Fixed at “L”)
Test pin (Fixed at “L”)
Ground
DSP clock oscillating circuit input (50.8032MHz)
DSP clock oscillating circuit output (50.8032MHz)
Function
Pin No.
Pin Name
I/O
Summary of Contents for CDL1100
Page 8: ...6 7 Power Supply Power Cord SONY Test Disc YEDS 18 CDL1100 CDM 47 Controller Function check ...
Page 44: ...CDL1100 CD ROM DRIVE CDM 47 2 2 SECTION 7 23 7 24 ...
Page 47: ......
Page 48: ......
Page 49: ......
Page 50: ......
Page 51: ......
Page 52: ......
Page 53: ......
Page 54: ......
Page 55: ......
Page 56: ......
Page 57: ......
Page 58: ......
Page 59: ......