6
4.9. HOLD-UP TIME (80% Full load)
4.10. Dynamic
OUTPUT RISE TIME
115V / 60Hz : 17 mSec. Minimum. ; 230V / 50Hz : 17 mSec. Minimum
SX300-B
The output voltage will remain within specification, in the event that the input power is removed or interrupted, for the
duration of one cycle of the input frequency. The interruption may occur at any point in the AC voltage cycle. The power
good signal shall remain high during this test.
Figure:
T1: Power-on time shall be less than 500 ms (T1 < 500 ms) T2: Rise time : 0.1 ms to 20 ms (0.1 ms ≤T2 ≤20 ms) T3:
Power-ok delay time: 100 ms < T3 < 500 ms
T4: Power-ok rise time: T4 < 10ms
T5 + T6: AC loss to PWR_OK hold-up time
(10% TO 95% OF FINAL OUTPUT VALUE @ Full load of Table 1) 115V-rms or 230V-rms: +12V&+5V&+3.3V&-
12V&+5Vsb: 20ms Maximum
LOAD
+3.3V
+5V
+12V
-12V
+5Vsb
+3.3V
9.6A~16A
6.44A
16.58A
0.3A
2.5A
+5V
1.67A
9.6A~16A
16.58A
0.3A
2.5A
+12V
0A
0A
15~25A
0.1A
0.1A
Capacitive Load
3300uF
3300uF
3300uF
330uF
3300uF
+12VDC
+5VDC
+3.3VDC
VAC
PS_ON#
PWR_OK
T4
T3
T2
T1
T5
O/P's
}
T6
~
~
~
~
95%
10%
Summary of Contents for SFX Series
Page 16: ...NO G11236640 ...