No.11S098-03
14
STC-GE33OX/GEC33OX
Users guide Rev. 1.03
3.2 Block diagram and explanation
3.2.1 Block Diagram
CCD
CDS/AD
Sentech
FPGA
Gig-E
I/F
User configuration
FPGA (XILINX)
Camera
Gigabit-
Ethernet
port
DDR2
Memory
(32MB)
Image data
UART
User configuration
FPGA (XILINX) area
Configuration
SPI BUS
EEPROM
(512Kbit)
Configuration
ROM (8Mbit)
12bit image data
Clock/FVAL/LVAL
25MHz
Power/IO
connector
JTAG
connector
3 inputs
5 outputs
JTAG
(TCK, TMS, TDI, TDO)
I/O
JTAG
Fig.1 Block diagram