ii
Overview
Overview
Features Highlight
CPU
Support dual Intel
®
500MHz~1GH z+ PIII/Coppermine
FC-PGA CPUs at 100/133 MHz Front Side Bus (FSB)
frequency and designed for Socket-370 technology.
Chipset
Use the latest ServerWorks LE chipset in the SDRCB
M/B. As known, the LE chipset architecture is
consisted of two main components: The Champ North
Bridge (CNB30LE) and Open South Bridge
TM
(OSB4).
Because the powerful features of its components, it
can fully support the newest technologies:
64bit/66MHz PCI bus, 100/133 FSB frequency, USB
interface, Peer PCI Transaction and I
2
C Bus support
and so on.
System
Memory
Support
SDRCB provides four DIMM sockets and supported
total system memory size can be from 128MB to 4GB.
A user just chooses specific PC133/100, registered
with
ECC DIMMs and DIMMs support
64Mbit/128Mbit/256Mbit technology that will allow up
to 128/256/512Mbyte per two row (Double sided
DIMM) as the system memory. Please also refer to the
install memory section (Page 1-3) for further detailed
information. Also please refer to the RIOWORKS
Website for the latest memory AVL.
Expansion
Slots
Contain three 32-bit PCI, three 64-bit PCI expansion
slots for 64-bit/32-bit 66MHz/33MHz add-on card. The
advantage from 64-bit/66MHz PCI technology is the
theoretical bandwidth can be up to 528MB/s. Besides
this, SDRCB also supports Peer PCI transaction. A
PCI device on the 32bit/33MHz PCI bus can do
Memory and I/O cycles to a PCI device on the
64bit/66MHz PCI bus